@@ -470,20 +470,20 @@ class Adafruit_SPITFT : public Adafruit_GFX {
470
470
#else // !HAS_PORT_SET_CLR
471
471
// Port direction register pointer is always 8-bit regardless of
472
472
// PORTreg_t -- even if 32-bit port, we modify a byte-aligned 8 bits.
473
- volatile uint8_t *portDir; // /< PORT direction register
474
- PORTreg_t wrPort; // /< PORT register for write strobe
475
- PORTreg_t rdPort; // /< PORT register for read strobe
476
- ADAGFX_PORT_t wrPinMaskSet; // /< Bitmask for write strobe SET (OR)
477
- ADAGFX_PORT_t wrPinMaskClr; // /< Bitmask for write strobe CLEAR (AND)
478
- ADAGFX_PORT_t rdPinMaskSet; // /< Bitmask for read strobe SET (OR)
479
- ADAGFX_PORT_t rdPinMaskClr; // /< Bitmask for read strobe CLEAR (AND)
480
- #endif // end HAS_PORT_SET_CLR
481
- #endif // end USE_FAST_PINIO
482
- int8_t _d0; // /< Data pin 0 #
483
- int8_t _wr; // /< Write strobe pin #
484
- int8_t _rd; // /< Read strobe pin # (or -1)
485
- bool wide = 0 ; // /< If true, is 16-bit interface
486
- } tft8; // /< Parallel interface settings
473
+ volatile uint8_t *portDir; // /< PORT direction register
474
+ PORTreg_t wrPort; // /< PORT register for write strobe
475
+ PORTreg_t rdPort; // /< PORT register for read strobe
476
+ ADAGFX_PORT_t wrPinMaskSet; // /< Bitmask for write strobe SET (OR)
477
+ ADAGFX_PORT_t wrPinMaskClr; // /< Bitmask for write strobe CLEAR (AND)
478
+ ADAGFX_PORT_t rdPinMaskSet; // /< Bitmask for read strobe SET (OR)
479
+ ADAGFX_PORT_t rdPinMaskClr; // /< Bitmask for read strobe CLEAR (AND)
480
+ #endif // end HAS_PORT_SET_CLR
481
+ #endif // end USE_FAST_PINIO
482
+ int8_t _d0; // /< Data pin 0 #
483
+ int8_t _wr; // /< Write strobe pin #
484
+ int8_t _rd; // /< Read strobe pin # (or -1)
485
+ bool wide = 0 ; // /< If true, is 16-bit interface
486
+ } tft8; // /< Parallel interface settings
487
487
#if defined(__cplusplus) && (__cplusplus >= 201100)
488
488
}; // /< Only one interface is active
489
489
#endif
@@ -506,10 +506,10 @@ class Adafruit_SPITFT : public Adafruit_GFX {
506
506
ADAGFX_PORT_t dcPinMask; // /< Bitmask for data/command
507
507
#endif // end !KINETISK
508
508
#else // !HAS_PORT_SET_CLR
509
- ADAGFX_PORT_t csPinMaskSet; // /< Bitmask for chip select SET (OR)
510
- ADAGFX_PORT_t csPinMaskClr; // /< Bitmask for chip select CLEAR (AND)
511
- ADAGFX_PORT_t dcPinMaskSet; // /< Bitmask for data/command SET (OR)
512
- ADAGFX_PORT_t dcPinMaskClr; // /< Bitmask for data/command CLEAR (AND)
509
+ ADAGFX_PORT_t csPinMaskSet; // /< Bitmask for chip select SET (OR)
510
+ ADAGFX_PORT_t csPinMaskClr; // /< Bitmask for chip select CLEAR (AND)
511
+ ADAGFX_PORT_t dcPinMaskSet; // /< Bitmask for data/command SET (OR)
512
+ ADAGFX_PORT_t dcPinMaskClr; // /< Bitmask for data/command CLEAR (AND)
513
513
#endif // end HAS_PORT_SET_CLR
514
514
#endif // end USE_FAST_PINIO
515
515
uint8_t connection; // /< TFT_HARD_SPI, TFT_SOFT_SPI, etc.
0 commit comments