1
1
Port,Pin,AF0,AF1,AF2,AF3,AF4,AF5,AF6,AF7,,
2
2
,,SPI1/SPI2/I2S2/USART1/2/LPUART1/USB/LPTIM1/TSC/TIM2/21/22/EVENTOUT/SYS_AF,SPI1/SPI2/I2S2/I2C1/TIM2/21,SPI1/SPI2/I2S2/LPUART1/USART5/USB/LPTIM1/TIM2/3/EVENTOUT/SYS_AF,I2C1/TSC/EVENTOUT,I2C1/USART1/2/LPUART1/TIM3/22/EVENTOUT,SPI2/I2S2/I2C2/USART1/TIM2/21/22,I2C1/2/LPUART1/USART4/UASRT5/TIM21/EVENTOUT,I2C3/LPUART1/COMP1/2/TIM3,,ADC
3
3
PortA,PA0,,,TIM2_CH1,TSC_G1_IO1,USART2_CTS,TIM2_ETR,USART4_TX,COMP1_OUT,,ADC_IN0
4
- PortA,PA1,EVENTOUT,,TIM2_CH2,TSC_G1_IO2,USART2_RTS_DE ,TIM21_ETR,USART4_RX,,,ADC_IN1
4
+ PortA,PA1,EVENTOUT,,TIM2_CH2,TSC_G1_IO2,USART2_RTS/USART2_DE ,TIM21_ETR,USART4_RX,,,ADC_IN1
5
5
PortA,PA2,TIM21_CH1,,TIM2_CH3,TSC_G1_IO3,USART2_TX,,LPUART1_TX,COMP2_OUT,,ADC_IN2
6
6
PortA,PA3,TIM21_CH2,,TIM2_CH4,TSC_G1_IO4,USART2_RX,,LPUART1_RX,,,ADC_IN3
7
7
PortA,PA4,SPI1_NSS,,,TSC_G2_IO1,USART2_CK,TIM22_ETR,,,,ADC_IN4
@@ -12,25 +12,25 @@ PortA,PA8,MCO,,USB_CRS_SYNC,EVENTOUT,USART1_CK,,,I2C3_SCL,,
12
12
PortA,PA9,MCO,,,TSC_G4_IO1,USART1_TX,,I2C1_SCL,I2C3_SMBA,,
13
13
PortA,PA10,,,,TSC_G4_IO2,USART1_RX,,I2C1_SDA,,,
14
14
PortA,PA11,SPI1_MISO,,EVENTOUT,TSC_G4_IO3,USART1_CTS,,,COMP1_OUT,,
15
- PortA,PA12,SPI1_MOSI,,EVENTOUT,TSC_G4_IO4,USART1_RTS_DE ,,,COMP2_OUT,,
15
+ PortA,PA12,SPI1_MOSI,,EVENTOUT,TSC_G4_IO4,USART1_RTS/USART1_DE ,,,COMP2_OUT,,
16
16
PortA,PA13,SWDIO,,USB_NOE,,,,LPUART1_RX,,,
17
17
PortA,PA14,SWCLK,,,,USART2_TX,,LPUART1_TX,,,
18
- PortA,PA15,SPI1_NSS,,TIM2_ETR,EVENTOUT,USART2_RX,TIM2_CH1,USART4_RTS_DE ,,,
18
+ PortA,PA15,SPI1_NSS,,TIM2_ETR,EVENTOUT,USART2_RX,TIM2_CH1,USART4_RTS/USART4_DE ,,,
19
19
PortB,PB0,EVENTOUT,,TIM3_CH3,TSC_G3_IO2,,,,,,ADC_IN8
20
- PortB,PB1,,,TIM3_CH4,TSC_G3_IO3,LPUART1_RTS_DE ,,,,,ADC_IN9
20
+ PortB,PB1,,,TIM3_CH4,TSC_G3_IO3,LPUART1_RTS/LPUART1_DE ,,,,,ADC_IN9
21
21
PortB,PB2,,,LPTIM1_OUT,TSC_G3_IO4,,,,I2C3_SMBA,,
22
- PortB,PB3,SPI1_SCK,,TIM2_CH2,TSC_G5_IO1,EVENTOUT,USART1_RTS_DE ,USART5_TX,,,
22
+ PortB,PB3,SPI1_SCK,,TIM2_CH2,TSC_G5_IO1,EVENTOUT,USART1_RTS/USART1_DE ,USART5_TX,,,
23
23
PortB,PB4,SPI1_MISO,,TIM3_CH1,TSC_G5_IO2,TIM22_CH1,USART1_CTS,USART5_RX,I2C3_SDA,,
24
- PortB,PB5,SPI1_MOSI,,LPTIM1_IN1,I2C1_SMBA,TIM3_CH2/TIM22_CH2,USART1_CK,USART5_CK/USART5_RTS_DE ,,,
24
+ PortB,PB5,SPI1_MOSI,,LPTIM1_IN1,I2C1_SMBA,TIM3_CH2/TIM22_CH2,USART1_CK,USART5_CK/USART5_RTS/USART5_DE ,,,
25
25
PortB,PB6,USART1_TX,I2C1_SCL,LPTIM1_ETR,TSC_G5_IO3,,,,,,
26
26
PortB,PB7,USART1_RX,I2C1_SDA,LPTIM1_IN2,TSC_G5_IO4,,,USART4_CTS,,,
27
27
PortB,PB8,,,,TSC_SYNC,I2C1_SCL,,,,,
28
28
PortB,PB9,,,EVENTOUT,,I2C1_SDA,SPI2_NSS/I2S2_WS,,,,
29
29
PortB,PB10,,,TIM2_CH3,TSC_SYNC,LPUART1_TX,SPI2_SCK,I2C2_SCL,LPUART1_RX,,
30
30
PortB,PB11,EVENTOUT,,TIM2_CH4,TSC_G6_IO1,LPUART1_RX,,I2C2_SDA,LPUART1_TX,,
31
- PortB,PB12,SPI2_NSS/I2S2_WS,,LPUART1_RTS_DE ,TSC_G6_IO2,I2C2_SMBA,,EVENTOUT,,,
31
+ PortB,PB12,SPI2_NSS/I2S2_WS,,LPUART1_RTS/LPUART1_DE ,TSC_G6_IO2,I2C2_SMBA,,EVENTOUT,,,
32
32
PortB,PB13,SPI2_SCK/I2S2_CK,,MCO,TSC_G6_IO3,LPUART1_CTS,I2C2_SCL,TIM21_CH1,,,
33
- PortB,PB14,SPI2_MISO/I2S2_MCK,,RTC_OUT,TSC_G6_IO4,LPUART1_RTS_DE ,I2C2_SDA,TIM21_CH2,,,
33
+ PortB,PB14,SPI2_MISO/I2S2_MCK,,RTC_OUT,TSC_G6_IO4,LPUART1_RTS/LPUART1_DE ,I2C2_SDA,TIM21_CH2,,,
34
34
PortB,PB15,SPI2_MOSI/I2S2_SD,,RTC_REFIN,,,,,,,
35
35
PortC,PC0,LPTIM1_IN1,,EVENTOUT,TSC_G7_IO1,,,LPUART1_RX,I2C3_SCL,,ADC_IN10
36
36
PortC,PC1,LPTIM1_OUT,,EVENTOUT,TSC_G7_IO2,,,LPUART1_TX,I2C3_SDA,,ADC_IN11
@@ -50,17 +50,17 @@ PortC,PC14,,,,,,,,,,
50
50
PortC,PC15,,,,,,,,,,
51
51
PortD,PD0,TIM21_CH1,SPI2_NSS/I2S2_WS,,,,,,,,
52
52
PortD,PD1,,SPI2_SCK/I2S2_CK,,,,,,,,
53
- PortD,PD2,LPUART1_RTS_DE ,,TIM3_ETR,,,,USART5_RX,,,
53
+ PortD,PD2,LPUART1_RTS/LPUART1_DE ,,TIM3_ETR,,,,USART5_RX,,,
54
54
PortD,PD3,USART2_CTS,,SPI2_MISO/I2S2_MCK,,,,,,,
55
- PortD,PD4,USART2_RTS_DE ,SPI2_MOSI/I2S2_SD,,,,,,,,
55
+ PortD,PD4,USART2_RTS/USART2_DE ,SPI2_MOSI/I2S2_SD,,,,,,,,
56
56
PortD,PD5,USART2_TX,,,,,,,,,
57
57
PortD,PD6,USART2_RX,,,,,,,,,
58
58
PortD,PD7,USART2_CK,TIM21_CH2,,,,,,,,
59
59
PortD,PD8,LPUART1_TX,,,,,,,,,
60
60
PortD,PD9,LPUART1_RX,,,,,,,,,
61
61
PortD,PD10,,,,,,,,,,
62
62
PortD,PD11,LPUART1_CTS,,,,,,,,,
63
- PortD,PD12,LPUART1_RTS_DE ,,,,,,,,,
63
+ PortD,PD12,LPUART1_RTS/LPUART1_DE ,,,,,,,,,
64
64
PortD,PD13,,,,,,,,,,
65
65
PortD,PD14,,,,,,,,,,
66
66
PortD,PD15,USB_CRS_SYNC,,,,,,,,,
@@ -71,7 +71,7 @@ PortE,PE3,TIM22_CH1,,TIM3_CH1,,,,,,,
71
71
PortE,PE4,TIM22_CH2,,TIM3_CH2,,,,,,,
72
72
PortE,PE5,TIM21_CH1,,TIM3_CH3,,,,,,,
73
73
PortE,PE6,TIM21_CH2,,TIM3_CH4,,,,,,,
74
- PortE,PE7,,,,,,,USART5_CK/USART5_RTS_DE ,,,
74
+ PortE,PE7,,,,,,,USART5_CK/USART5_RTS/USART5_DE ,,,
75
75
PortE,PE8,,,,,,,USART4_TX,,,
76
76
PortE,PE9,TIM2_CH1,,TIM2_ETR,,,,USART4_RX,,,
77
77
PortE,PE10,TIM2_CH2,,,,,,USART5_TX,,,
0 commit comments