We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 231cb1f commit 2bc61b4Copy full SHA for 2bc61b4
ports/mimxrt10xx/common-hal/busio/SPI.c
@@ -255,7 +255,7 @@ bool common_hal_busio_spi_configure(busio_spi_obj_t *self,
255
// The between-transfer-delay must be equal to the SCK low-time.
256
// Setting it lower introduces runt pulses, while setting it higher
257
// wastes time.
258
- config.betweenTransferDelayInNanoSec = 1000000000 / config.baudRate / 2;
+ config.betweenTransferDelayInNanoSec = (1000000000 / config.baudRate) / 2;
259
260
LPSPI_Deinit(self->spi);
261
LPSPI_MasterInit(self->spi, &config, LPSPI_MASTER_CLK_FREQ);
0 commit comments