Skip to content

Commit 67d8f10

Browse files
committed
Add CAN to SAM E51 clock config
1 parent 44c5b2b commit 67d8f10

File tree

1 file changed

+82
-0
lines changed

1 file changed

+82
-0
lines changed

ports/atmel-samd/asf4_conf/same51/peripheral_clk_config.h

Lines changed: 82 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1165,6 +1165,88 @@
11651165
#define CONF_SDHC1_SLOW_FREQUENCY 12000000
11661166
#endif
11671167

1168+
// <h> CAN Clock Settings
1169+
// <y> CAN Clock source
1170+
1171+
// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0
1172+
1173+
// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1
1174+
1175+
// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2
1176+
1177+
// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3
1178+
1179+
// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4
1180+
1181+
// <GCLK_PCHCTRL_GEN_GCLK5_Val"> Generic clock generator 5
1182+
1183+
// <GCLK_PCHCTRL_GEN_GCLK6_Val"> Generic clock generator 6
1184+
1185+
// <GCLK_PCHCTRL_GEN_GCLK7_Val"> Generic clock generator 7
1186+
1187+
// <GCLK_PCHCTRL_GEN_GCLK8_Val"> Generic clock generator 8
1188+
1189+
// <GCLK_PCHCTRL_GEN_GCLK9_Val"> Generic clock generator 9
1190+
1191+
// <GCLK_PCHCTRL_GEN_GCLK10_Val"> Generic clock generator 10
1192+
1193+
// <GCLK_PCHCTRL_GEN_GCLK11_Val"> Generic clock generator 11
1194+
1195+
// <i> Select the clock source for CAN.
1196+
// <id> sdhc_gclk_selection
1197+
#ifndef CONF_GCLK_CAN0_SRC
1198+
#define CONF_GCLK_CAN0_SRC GCLK_PCHCTRL_GEN_GCLK0_Val
1199+
#endif
1200+
1201+
/**
1202+
* \def CAN FREQUENCY
1203+
* \brief CAN's Clock frequency
1204+
*/
1205+
#ifndef CONF_CAN0_FREQUENCY
1206+
#define CONF_CAN0_FREQUENCY 120000000
1207+
#endif
1208+
1209+
// <h> CAN Clock Settings
1210+
// <y> CAN Clock source
1211+
1212+
// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0
1213+
1214+
// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1
1215+
1216+
// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2
1217+
1218+
// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3
1219+
1220+
// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4
1221+
1222+
// <GCLK_PCHCTRL_GEN_GCLK5_Val"> Generic clock generator 5
1223+
1224+
// <GCLK_PCHCTRL_GEN_GCLK6_Val"> Generic clock generator 6
1225+
1226+
// <GCLK_PCHCTRL_GEN_GCLK7_Val"> Generic clock generator 7
1227+
1228+
// <GCLK_PCHCTRL_GEN_GCLK8_Val"> Generic clock generator 8
1229+
1230+
// <GCLK_PCHCTRL_GEN_GCLK9_Val"> Generic clock generator 9
1231+
1232+
// <GCLK_PCHCTRL_GEN_GCLK10_Val"> Generic clock generator 10
1233+
1234+
// <GCLK_PCHCTRL_GEN_GCLK11_Val"> Generic clock generator 11
1235+
1236+
// <i> Select the clock source for CAN.
1237+
// <id> sdhc_gclk_selection
1238+
#ifndef CONF_GCLK_CAN1_SRC
1239+
#define CONF_GCLK_CAN1_SRC GCLK_PCHCTRL_GEN_GCLK0_Val
1240+
#endif
1241+
1242+
/**
1243+
* \def CAN FREQUENCY
1244+
* \brief CAN's Clock frequency
1245+
*/
1246+
#ifndef CONF_CAN1_FREQUENCY
1247+
#define CONF_CAN1_FREQUENCY 120000000
1248+
#endif
1249+
11681250
// <<< end of configuration section >>>
11691251

11701252
#endif // PERIPHERAL_CLK_CONFIG_H

0 commit comments

Comments
 (0)