Skip to content

Commit e0cb8ef

Browse files
authored
Merge pull request #6694 from dhalbert/esp32-no-psram
ESP32 no psram support; other ESP32 cleanup
2 parents 3707b54 + 202fac5 commit e0cb8ef

File tree

11 files changed

+233
-78
lines changed

11 files changed

+233
-78
lines changed

ports/espressif/boards/adafruit_feather_esp32_v2/sdkconfig

Lines changed: 2 additions & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -1,11 +1,4 @@
1-
#
2-
# Partition Table
3-
#
4-
CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="esp-idf-config/partitions-8MB-no-uf2.csv"
5-
CONFIG_PARTITION_TABLE_FILENAME="esp-idf-config/partitions-8MB-no-uf2.csv"
6-
# end of Partition Table
7-
8-
#
1+
CONFIG_ESP32_SPIRAM_SUPPORT=y
92
# SPI RAM config
103
#
114
# CONFIG_SPIRAM_TYPE_AUTO is not set
@@ -25,15 +18,7 @@ CONFIG_SPIRAM_MEMTEST=y
2518
# CONFIG_SPIRAM_ALLOW_NOINIT_SEG_EXTERNAL_MEMORY is not set
2619
CONFIG_SPIRAM_CACHE_WORKAROUND=y
2720

28-
#
29-
# SPI RAM config
30-
#
31-
CONFIG_ESP32_SPIRAM_SUPPORT=y
32-
# CONFIG_SPIRAM_TYPE_AUTO is not set
33-
# CONFIG_SPIRAM_TYPE_ESPPSRAM32 is not set
34-
# CONFIG_SPIRAM_TYPE_ESPPSRAM64 is not set
35-
36-
### # Uncomment to send log output to TX/RX pins on Feather ESP32V2
21+
# Uncomment (remove ###) to send ESP_LOG output to TX/RX pins
3722
### #
3823
### # ESP System Settings
3924
### #
Lines changed: 45 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,45 @@
1+
/*
2+
* This file is part of the MicroPython project, http://micropython.org/
3+
*
4+
* The MIT License (MIT)
5+
*
6+
* Copyright (c) 2020 Scott Shawcroft for Adafruit Industries
7+
*
8+
* Permission is hereby granted, free of charge, to any person obtaining a copy
9+
* of this software and associated documentation files (the "Software"), to deal
10+
* in the Software without restriction, including without limitation the rights
11+
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
12+
* copies of the Software, and to permit persons to whom the Software is
13+
* furnished to do so, subject to the following conditions:
14+
*
15+
* The above copyright notice and this permission notice shall be included in
16+
* all copies or substantial portions of the Software.
17+
*
18+
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19+
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20+
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
21+
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
22+
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
23+
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
24+
* THE SOFTWARE.
25+
*/
26+
27+
#include "supervisor/board.h"
28+
#include "mpconfigboard.h"
29+
#include "shared-bindings/microcontroller/Pin.h"
30+
#include "components/driver/include/driver/gpio.h"
31+
#include "components/hal/include/hal/gpio_hal.h"
32+
#include "common-hal/microcontroller/Pin.h"
33+
34+
void board_init(void) {
35+
}
36+
37+
bool board_requests_safe_mode(void) {
38+
return false;
39+
}
40+
41+
void reset_board(void) {
42+
}
43+
44+
void board_deinit(void) {
45+
}
Lines changed: 45 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,45 @@
1+
/*
2+
* This file is part of the MicroPython project, http://micropython.org/
3+
*
4+
* The MIT License (MIT)
5+
*
6+
* Copyright (c) 2022 Dan Halbert for Adafruit Industries
7+
*
8+
* Permission is hereby granted, free of charge, to any person obtaining a copy
9+
* of this software and associated documentation files (the "Software"), to deal
10+
* in the Software without restriction, including without limitation the rights
11+
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
12+
* copies of the Software, and to permit persons to whom the Software is
13+
* furnished to do so, subject to the following conditions:
14+
*
15+
* The above copyright notice and this permission notice shall be included in
16+
* all copies or substantial portions of the Software.
17+
*
18+
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19+
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20+
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
21+
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
22+
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
23+
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
24+
* THE SOFTWARE.
25+
*/
26+
27+
// Micropython setup
28+
29+
#define MICROPY_HW_BOARD_NAME "Adafruit Feather HUZZAH32"
30+
#define MICROPY_HW_MCU_NAME "ESP32"
31+
32+
#define MICROPY_HW_LED_STATUS (&pin_GPIO13)
33+
34+
#define CIRCUITPY_BOARD_I2C (1)
35+
#define CIRCUITPY_BOARD_I2C_PIN {{.scl = &pin_GPIO22, .sda = &pin_GPIO23}}
36+
37+
#define CIRCUITPY_BOARD_SPI (1)
38+
#define CIRCUITPY_BOARD_SPI_PIN {{.clock = &pin_GPIO5, .mosi = &pin_GPIO18, .miso = &pin_GPIO19}}
39+
40+
#define CIRCUITPY_BOARD_UART (1)
41+
#define CIRCUITPY_BOARD_UART_PIN {{.tx = &pin_GPIO17, .rx = &pin_GPIO16}}
42+
43+
// UART pins attached to the USB-serial converter chip
44+
#define CIRCUITPY_CONSOLE_UART_TX (&pin_GPIO1)
45+
#define CIRCUITPY_CONSOLE_UART_RX (&pin_GPIO3)
Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
CIRCUITPY_CREATOR_ID = 0x0000239A
2+
CIRCUITPY_CREATION_ID = 0x00320002
3+
4+
IDF_TARGET = esp32
5+
6+
INTERNAL_FLASH_FILESYSTEM = 1
7+
LONGINT_IMPL = MPZ
8+
9+
# The default queue depth of 16 overflows on release builds,
10+
# so increase it to 32.
11+
CFLAGS += -DCFG_TUD_TASK_QUEUE_SZ=32
12+
13+
CIRCUITPY_STATUS_BAR = 0
14+
CIRCUITPY_WEB_WORKFLOW = 0
15+
16+
CIRCUITPY_ESP_FLASH_MODE = dio
17+
CIRCUITPY_ESP_FLASH_FREQ = 40m
18+
CIRCUITPY_ESP_FLASH_SIZE = 4MB
Lines changed: 79 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,79 @@
1+
#include "shared-bindings/board/__init__.h"
2+
3+
STATIC const mp_rom_map_elem_t board_module_globals_table[] = {
4+
CIRCUITPYTHON_BOARD_DICT_STANDARD_ITEMS
5+
6+
// External pins are in silkscreen order, from top to bottom, left side, then right side
7+
{ MP_ROM_QSTR(MP_QSTR_A0), MP_ROM_PTR(&pin_GPIO26) },
8+
{ MP_ROM_QSTR(MP_QSTR_D26), MP_ROM_PTR(&pin_GPIO26) },
9+
10+
{ MP_ROM_QSTR(MP_QSTR_A1), MP_ROM_PTR(&pin_GPIO25) },
11+
{ MP_ROM_QSTR(MP_QSTR_D25), MP_ROM_PTR(&pin_GPIO25) },
12+
13+
{ MP_ROM_QSTR(MP_QSTR_A2), MP_ROM_PTR(&pin_GPIO34) },
14+
{ MP_ROM_QSTR(MP_QSTR_D34), MP_ROM_PTR(&pin_GPIO34) },
15+
16+
{ MP_ROM_QSTR(MP_QSTR_A3), MP_ROM_PTR(&pin_GPIO39) },
17+
{ MP_ROM_QSTR(MP_QSTR_D39), MP_ROM_PTR(&pin_GPIO39) },
18+
19+
{ MP_ROM_QSTR(MP_QSTR_A4), MP_ROM_PTR(&pin_GPIO36) },
20+
{ MP_ROM_QSTR(MP_QSTR_D36), MP_ROM_PTR(&pin_GPIO36) },
21+
22+
{ MP_ROM_QSTR(MP_QSTR_A5), MP_ROM_PTR(&pin_GPIO4) },
23+
{ MP_ROM_QSTR(MP_QSTR_D4), MP_ROM_PTR(&pin_GPIO4) },
24+
25+
{ MP_ROM_QSTR(MP_QSTR_SCK), MP_ROM_PTR(&pin_GPIO5) },
26+
{ MP_ROM_QSTR(MP_QSTR_D5), MP_ROM_PTR(&pin_GPIO5) },
27+
28+
{ MP_ROM_QSTR(MP_QSTR_MOSI), MP_ROM_PTR(&pin_GPIO18) },
29+
{ MP_ROM_QSTR(MP_QSTR_D18), MP_ROM_PTR(&pin_GPIO18) },
30+
31+
{ MP_ROM_QSTR(MP_QSTR_MISO), MP_ROM_PTR(&pin_GPIO19) },
32+
{ MP_ROM_QSTR(MP_QSTR_D19), MP_ROM_PTR(&pin_GPIO19) },
33+
34+
{ MP_ROM_QSTR(MP_QSTR_RX), MP_ROM_PTR(&pin_GPIO16) },
35+
{ MP_ROM_QSTR(MP_QSTR_D16), MP_ROM_PTR(&pin_GPIO16) },
36+
37+
{ MP_ROM_QSTR(MP_QSTR_TX), MP_ROM_PTR(&pin_GPIO17) },
38+
{ MP_ROM_QSTR(MP_QSTR_D17), MP_ROM_PTR(&pin_GPIO17) },
39+
40+
{ MP_ROM_QSTR(MP_QSTR_D21), MP_ROM_PTR(&pin_GPIO21) },
41+
42+
{ MP_ROM_QSTR(MP_QSTR_LED), MP_ROM_PTR(&pin_GPIO13) },
43+
{ MP_ROM_QSTR(MP_QSTR_D13), MP_ROM_PTR(&pin_GPIO13) },
44+
{ MP_ROM_QSTR(MP_QSTR_A12), MP_ROM_PTR(&pin_GPIO13) },
45+
46+
{ MP_ROM_QSTR(MP_QSTR_D12), MP_ROM_PTR(&pin_GPIO12) },
47+
{ MP_ROM_QSTR(MP_QSTR_A11), MP_ROM_PTR(&pin_GPIO12) },
48+
49+
{ MP_ROM_QSTR(MP_QSTR_D27), MP_ROM_PTR(&pin_GPIO27) },
50+
{ MP_ROM_QSTR(MP_QSTR_A10), MP_ROM_PTR(&pin_GPIO27) },
51+
52+
{ MP_ROM_QSTR(MP_QSTR_D33), MP_ROM_PTR(&pin_GPIO33) },
53+
{ MP_ROM_QSTR(MP_QSTR_A9), MP_ROM_PTR(&pin_GPIO33) },
54+
55+
{ MP_ROM_QSTR(MP_QSTR_D15), MP_ROM_PTR(&pin_GPIO15) },
56+
{ MP_ROM_QSTR(MP_QSTR_A8), MP_ROM_PTR(&pin_GPIO15) },
57+
58+
{ MP_ROM_QSTR(MP_QSTR_D32), MP_ROM_PTR(&pin_GPIO32) },
59+
{ MP_ROM_QSTR(MP_QSTR_A7), MP_ROM_PTR(&pin_GPIO32) },
60+
61+
{ MP_ROM_QSTR(MP_QSTR_D14), MP_ROM_PTR(&pin_GPIO14) },
62+
{ MP_ROM_QSTR(MP_QSTR_A6), MP_ROM_PTR(&pin_GPIO14) },
63+
64+
{ MP_ROM_QSTR(MP_QSTR_SCL), MP_ROM_PTR(&pin_GPIO22) },
65+
{ MP_ROM_QSTR(MP_QSTR_D22), MP_ROM_PTR(&pin_GPIO22) },
66+
67+
{ MP_ROM_QSTR(MP_QSTR_SDA), MP_ROM_PTR(&pin_GPIO23) },
68+
{ MP_ROM_QSTR(MP_QSTR_D23), MP_ROM_PTR(&pin_GPIO23) },
69+
70+
{ MP_ROM_QSTR(MP_QSTR_D35), MP_ROM_PTR(&pin_GPIO35) },
71+
{ MP_ROM_QSTR(MP_QSTR_VOLTAGE_MONITOR), MP_ROM_PTR(&pin_GPIO35) },
72+
73+
{ MP_ROM_QSTR(MP_QSTR_NEOPIXEL), MP_ROM_PTR(&pin_GPIO0) },
74+
75+
{ MP_ROM_QSTR(MP_QSTR_I2C), MP_ROM_PTR(&board_i2c_obj) },
76+
{ MP_ROM_QSTR(MP_QSTR_SPI), MP_ROM_PTR(&board_spi_obj) },
77+
{ MP_ROM_QSTR(MP_QSTR_UART), MP_ROM_PTR(&board_uart_obj) }
78+
};
79+
MP_DEFINE_CONST_DICT(board_module_globals, board_module_globals_table);
Lines changed: 20 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,20 @@
1+
CONFIG_ESP32_ECO3_CACHE_LOCK_FIX=y
2+
CONFIG_ESP32_SPIRAM_SUPPORT=n
3+
4+
# Uncomment (remove ###) to send ESP_LOG output to TX/RX pins
5+
### #
6+
### # ESP System Settings
7+
### #
8+
### CONFIG_ESP_SYSTEM_PANIC_PRINT_HALT=y
9+
### # CONFIG_ESP_SYSTEM_PANIC_SILENT_REBOOT is not set
10+
### CONFIG_ESP_CONSOLE_UART_CUSTOM=y
11+
### CONFIG_ESP_CONSOLE_NONE is not set
12+
### CONFIG_ESP_CONSOLE_UART=y
13+
### CONFIG_ESP_CONSOLE_UART_CUSTOM_NUM_0=y
14+
### # CONFIG_ESP_CONSOLE_UART_CUSTOM_NUM_1 is not set
15+
### CONFIG_ESP_CONSOLE_UART_NUM=0
16+
### CONFIG_ESP_CONSOLE_UART_TX_GPIO=17
17+
### CONFIG_ESP_CONSOLE_UART_RX_GPIO=16
18+
### CONFIG_ESP_CONSOLE_UART_BAUDRATE=115200
19+
### # CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_5 is not set
20+
### # end of ESP System Settings

ports/espressif/boards/adafruit_qtpy_esp32_pico/sdkconfig

Lines changed: 2 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -1,10 +1,3 @@
1-
#
2-
# Partition Table
3-
#
4-
CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="esp-idf-config/partitions-8MB-no-uf2.csv"
5-
CONFIG_PARTITION_TABLE_FILENAME="esp-idf-config/partitions-8MB-no-uf2.csv"
6-
# end of Partition Table
7-
81
#
92
# SPI RAM config
103
#
@@ -33,7 +26,7 @@ CONFIG_ESP32_SPIRAM_SUPPORT=y
3326
# CONFIG_SPIRAM_TYPE_ESPPSRAM32 is not set
3427
# CONFIG_SPIRAM_TYPE_ESPPSRAM64 is not set
3528

36-
### # Uncomment to send log output to TX/RX pins on Feather ESP32V2
29+
### # Uncomment (remove ###) to send ESP_LOG output to TX/RX pins
3730
### #
3831
### # ESP System Settings
3932
### #
@@ -45,7 +38,7 @@ CONFIG_ESP32_SPIRAM_SUPPORT=y
4538
### CONFIG_ESP_CONSOLE_UART_CUSTOM_NUM_0=y
4639
### # CONFIG_ESP_CONSOLE_UART_CUSTOM_NUM_1 is not set
4740
### CONFIG_ESP_CONSOLE_UART_NUM=0
48-
### CONFIG_ESP_CONSOLE_UART_TX_GPIO=8
41+
### CONFIG_ESP_CONSOLE_UART_TX_GPIO=32
4942
### CONFIG_ESP_CONSOLE_UART_RX_GPIO=7
5043
### CONFIG_ESP_CONSOLE_UART_BAUDRATE=115200
5144
### # CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_5 is not set
Lines changed: 10 additions & 27 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,4 @@
1-
#
2-
# Partition Table
3-
#
4-
CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="esp-idf-config/partitions-16MB-no-uf2.csv"
5-
CONFIG_PARTITION_TABLE_FILENAME="esp-idf-config/partitions-16MB-no-uf2.csv"
6-
# end of Partition Table
7-
8-
CONFIG_ESP_INT_WDT_TIMEOUT_MS=3000
9-
10-
#
1+
CONFIG_ESP32_SPIRAM_SUPPORT=y
112
# SPI RAM config
123
#
134
# CONFIG_SPIRAM_TYPE_AUTO is not set
@@ -27,28 +18,20 @@ CONFIG_SPIRAM_MEMTEST=y
2718
# CONFIG_SPIRAM_ALLOW_NOINIT_SEG_EXTERNAL_MEMORY is not set
2819
CONFIG_SPIRAM_CACHE_WORKAROUND=y
2920

30-
#
31-
# SPI RAM config
32-
#
33-
CONFIG_ESP32_SPIRAM_SUPPORT=y
34-
# CONFIG_SPIRAM_TYPE_AUTO is not set
35-
# CONFIG_SPIRAM_TYPE_ESPPSRAM32 is not set
36-
# CONFIG_SPIRAM_TYPE_ESPPSRAM64 is not set
37-
38-
### # Uncomment to send log output to TX/RX pins on Feather ESP32V2
21+
# Uncomment (remove ###) to send ESP_LOG output to TX/RX pins
3922
### #
4023
### # ESP System Settings
4124
### #
42-
CONFIG_ESP_SYSTEM_PANIC_PRINT_HALT=y
25+
### CONFIG_ESP_SYSTEM_PANIC_PRINT_HALT=y
4326
### # CONFIG_ESP_SYSTEM_PANIC_SILENT_REBOOT is not set
44-
CONFIG_ESP_CONSOLE_UART_CUSTOM=y
27+
### CONFIG_ESP_CONSOLE_UART_CUSTOM=y
4528
### # CONFIG_ESP_CONSOLE_NONE is not set
46-
CONFIG_ESP_CONSOLE_UART=y
47-
CONFIG_ESP_CONSOLE_UART_CUSTOM_NUM_0=y
29+
### CONFIG_ESP_CONSOLE_UART=y
30+
### nCONFIG_ESP_CONSOLE_UART_CUSTOM_NUM_0=y
4831
### # CONFIG_ESP_CONSOLE_UART_CUSTOM_NUM_1 is not set
49-
CONFIG_ESP_CONSOLE_UART_NUM=0
50-
CONFIG_ESP_CONSOLE_UART_TX_GPIO=12
51-
CONFIG_ESP_CONSOLE_UART_RX_GPIO=15
52-
CONFIG_ESP_CONSOLE_UART_BAUDRATE=115200
32+
### CONFIG_ESP_CONSOLE_UART_NUM=0
33+
### CONFIG_ESP_CONSOLE_UART_TX_GPIO=12
34+
### CONFIG_ESP_CONSOLE_UART_RX_GPIO=15
35+
### CONFIG_ESP_CONSOLE_UART_BAUDRATE=115200
5336
### # CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_5 is not set
5437
### # end of ESP System Settings

ports/espressif/esp-idf

ports/espressif/esp-idf-config/sdkconfig-esp32.defaults

Lines changed: 6 additions & 23 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,6 @@
1+
#
2+
# Espressif IoT Development Framework (ESP-IDF) Project Configuration
3+
#
14
CONFIG_IDF_TARGET_ARCH_XTENSA=y
25
CONFIG_IDF_TARGET="esp32"
36
CONFIG_IDF_TARGET_ESP32=y
@@ -112,19 +115,6 @@ CONFIG_ESPTOOLPY_MONITOR_BAUD_OTHER_VAL=115200
112115
CONFIG_ESPTOOLPY_MONITOR_BAUD=115200
113116
# end of Serial flasher config
114117

115-
#
116-
# Partition Table
117-
#
118-
# CONFIG_PARTITION_TABLE_SINGLE_APP is not set
119-
# CONFIG_PARTITION_TABLE_SINGLE_APP_LARGE is not set
120-
# CONFIG_PARTITION_TABLE_TWO_OTA is not set
121-
CONFIG_PARTITION_TABLE_CUSTOM=y
122-
# CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="esp-idf-config/partitions-8MB-no-uf2.csv"
123-
# CONFIG_PARTITION_TABLE_FILENAME="esp-idf-config/partitions-8MB-no-uf2.csv"
124-
CONFIG_PARTITION_TABLE_OFFSET=0x8000
125-
CONFIG_PARTITION_TABLE_MD5=y
126-
# end of Partition Table
127-
128118
#
129119
# Compiler options
130120
#
@@ -480,16 +470,10 @@ CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0=y
480470
CONFIG_ESP_MAIN_TASK_AFFINITY=0x0
481471
CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE=2048
482472
# CONFIG_ESP_CONSOLE_UART_DEFAULT is not set
483-
CONFIG_ESP_CONSOLE_UART_CUSTOM=y
484-
# CONFIG_ESP_CONSOLE_NONE is not set
485-
CONFIG_ESP_CONSOLE_UART=y
473+
# CONFIG_ESP_CONSOLE_UART_CUSTOM is not set
474+
CONFIG_ESP_CONSOLE_NONE=y
486475
CONFIG_ESP_CONSOLE_MULTIPLE_UART=y
487-
CONFIG_ESP_CONSOLE_UART_CUSTOM_NUM_0=y
488-
# CONFIG_ESP_CONSOLE_UART_CUSTOM_NUM_1 is not set
489-
CONFIG_ESP_CONSOLE_UART_NUM=0
490-
CONFIG_ESP_CONSOLE_UART_TX_GPIO=8
491-
CONFIG_ESP_CONSOLE_UART_RX_GPIO=7
492-
CONFIG_ESP_CONSOLE_UART_BAUDRATE=115200
476+
CONFIG_ESP_CONSOLE_UART_NUM=-1
493477
CONFIG_ESP_INT_WDT=y
494478
CONFIG_ESP_INT_WDT_TIMEOUT_MS=300
495479
CONFIG_ESP_INT_WDT_CHECK_CPU1=y
@@ -1081,7 +1065,6 @@ CONFIG_STACK_CHECK_NONE=y
10811065
CONFIG_ESP32_APPTRACE_DEST_NONE=y
10821066
CONFIG_ESP32_APPTRACE_LOCK_ENABLE=y
10831067
CONFIG_ADC2_DISABLE_DAC=y
1084-
CONFIG_SPIRAM_SUPPORT=y
10851068
CONFIG_TRACEMEM_RESERVE_DRAM=0x0
10861069
# CONFIG_ULP_COPROC_ENABLED is not set
10871070
CONFIG_ULP_COPROC_RESERVE_MEM=0

0 commit comments

Comments
 (0)