|
5 | 5 | #define NRFX_POWER_ENABLED 1
|
6 | 6 | #define NRFX_POWER_CONFIG_IRQ_PRIORITY 7
|
7 | 7 |
|
8 |
| -// Turn on nrfx supported workarounds for errata in Rev1/Rev2 of nRF52832 |
9 |
| -#ifdef NRF52832_XXAA |
10 |
| - #define NRFX_SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED 1 |
11 |
| -#endif |
12 |
| - |
13 |
| -// NOTE: THIS WORKAROUND CAUSES BLE CODE TO CRASH; tested on 2019-03-11. |
| 8 | +// NOTE: THIS WORKAROUND CAUSES BLE CODE TO CRASH. |
| 9 | +// It doesn't work with the SoftDevice. |
| 10 | +// See https://devzone.nordicsemi.com/f/nordic-q-a/33982/sdk-15-software-crash-during-spi-session |
14 | 11 | // Turn on nrfx supported workarounds for errata in Rev1 of nRF52840
|
15 | 12 | #ifdef NRF52840_XXAA
|
16 | 13 | // #define NRFX_SPIM3_NRF52840_ANOMALY_198_WORKAROUND_ENABLED 1
|
|
24 | 21 | // so out of the box TWIM0/SPIM0 and TWIM1/SPIM1 cannot be shared
|
25 | 22 | // between common-hal/busio/I2C.c and SPI.c.
|
26 | 23 | // We could write an interrupt handler that checks whether it's
|
27 |
| -// being used for SPI or I2C, but perhaps two I2C's and 1-2 SPI's are good enough for now. |
| 24 | +// being used for SPI or I2C, but perhaps one I2C and two SPI or two I2C and one SPI |
| 25 | +// are good enough for now. |
| 26 | + |
| 27 | +// CIRCUITPY_NRF_NUM_I2C is 1 or 2 to choose how many I2C (TWIM) peripherals |
| 28 | +// to provide. |
| 29 | +// This can go away once we have SPIM3 working: then we can have two |
| 30 | +// I2C and two SPI. |
| 31 | +#ifndef CIRCUITPY_NRF_NUM_I2C |
| 32 | +#define CIRCUITPY_NRF_NUM_I2C 1 |
| 33 | +#endif |
| 34 | + |
| 35 | +#if CIRCUITPY_NRF_NUM_I2C != 1 && CIRCUITPY_NRF_NUM_I2C != 2 |
| 36 | +# error CIRCUITPY_NRF_NUM_I2C must be 1 or 2 |
| 37 | +#endif |
28 | 38 |
|
29 | 39 | // Enable SPIM1, SPIM2 and SPIM3 (if available)
|
30 | 40 | // No conflict with TWIM0.
|
| 41 | +#if CIRCUITPY_NRF_NUM_I2C == 1 |
31 | 42 | #define NRFX_SPIM1_ENABLED 1
|
| 43 | +#endif |
32 | 44 | #define NRFX_SPIM2_ENABLED 1
|
33 | 45 | // DON'T ENABLE SPIM3 DUE TO ANOMALY WORKAROUND FAILURE (SEE ABOVE).
|
34 | 46 | // #ifdef NRF52840_XXAA
|
|
45 | 57 | // QSPI
|
46 | 58 | #define NRFX_QSPI_ENABLED 1
|
47 | 59 |
|
48 |
| -// TWI aka. I2C; enable a single bus: TWIM0 (no conflict with SPIM1 and SPIM2) |
| 60 | +// TWI aka. I2C; always enable TWIM0 (no conflict with SPIM1 and SPIM2) |
49 | 61 | #define NRFX_TWIM_ENABLED 1
|
50 | 62 | #define NRFX_TWIM0_ENABLED 1
|
51 |
| -//#define NRFX_TWIM1_ENABLED 1 |
| 63 | + |
| 64 | +#if CIRCUITPY_NRF_NUM_I2C == 2 |
| 65 | +#define NRFX_TWIM1_ENABLED 1 |
| 66 | +#endif |
52 | 67 |
|
53 | 68 | #define NRFX_TWIM_DEFAULT_CONFIG_IRQ_PRIORITY 7
|
54 | 69 | #define NRFX_TWIM_DEFAULT_CONFIG_FREQUENCY NRF_TWIM_FREQ_400K
|
|
0 commit comments