@@ -515,7 +515,6 @@ void FemtoDreamCascadeSelection::init(HistogramRegistry* QAregistry, HistogramRe
515515 nCascadeDCANegToPV = getNSelections(femtoDreamCascadeSelection::kCascadeDCANegToPV);
516516 nCascadeDCABachToPV = getNSelections(femtoDreamCascadeSelection::kCascadeDCABachToPV);
517517 */
518- // TODO v0mass???
519518
520519
521520
@@ -587,16 +586,16 @@ bool FemtoDreamCascadeSelection::isSelectedMinimal(Col const& col, Casc const& c
587586 if (invMassLambda < fV0InvMassLowLimit || invMassLambda > fV0InvMassUpLimit ) {
588587 return false ;
589588 }
590- else {
591- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hInvMassV0" ), invMassLambda);
592- }
589+ // else{
590+ // mQAHistogramRegistry->fill(HIST("CascadeQA/hInvMassV0"), invMassLambda);
591+ // }
593592
594593 if (invMass < fInvMassLowLimit || invMass > fInvMassUpLimit ) {
595594 return false ;
596595 }
597- else {
598- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hInvMassCascade" ), invMass);
599- }
596+ // else{
597+ // mQAHistogramRegistry->fill(HIST("CascadeQA/hInvMassCascade"), invMass);
598+ // }
600599
601600 /*
602601 if (fRejectCompetingMass) {
@@ -611,108 +610,51 @@ bool FemtoDreamCascadeSelection::isSelectedMinimal(Col const& col, Casc const& c
611610 if (nCascadePtMin > 0 && cascade.pt () < fCascadePtMin ) {
612611 return false ;
613612 }
614- else {
615- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadePt" ), cascade.pt ());
616- }
617-
618613 if (nCascadePtMax > 0 && cascade.pt () > fCascadePtMax ) {
619614 return false ;
620615 }
621- else {
622- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadePt" ), cascade.pt ());
623- }
624-
625616 if (nCascadeEtaMax > 0 && std::abs (cascade.eta ()) > fCascadeEtaMax ) {
626617 return false ;
627618 }
628- else {
629- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeEta" ), cascade.eta ());
630- }
631-
632619 if (nCascadeDCADaughMax > 0 && cascade.dcacascdaughters () > fCascadeDCADaughMax ) {
633620 return false ;
634621 }
635- else {
636- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeDCADaugh" ), cascade.dcacascdaughters ());
637- }
638-
639622 if (fCascadeCPAMin > 0 && cpaCasc < fCascadeCPAMin ) {
640623 return false ;
641624 }
642- else {
643- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeCPA" ), cpaCasc);
644- }
645-
646625 if (nCascadeTranRadMin > 0 && cascade.cascradius () < fCascadeTranRadMin ) {
647626 return false ;
648627 }
649- else {
650- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeTranRad" ), cascade.cascradius ());
651- }
652-
653628 if (nCascadeTranRadMax > 0 && cascade.cascradius () > fCascadeTranRadMax ) {
654629 return false ;
655630 }
656- else {
657- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeTranRad" ), cascade.cascradius ());
658- }
659-
660631 for (size_t i = 0 ; i < decVtx.size (); i++) {
661632 if (nCascadeDecVtxMax > 0 && decVtx.at (i) > fCascadeDecVtxMax ) {
662633 return false ;
663634 }
664- else {
665- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeDecVtxZ" ), decVtx.at (2 ));
666- }
667635 }
668636
669637
670638 // v0 criteria
671639 if (nCascadeV0DCADaughMax > 0 && cascade.dcaV0daughters () > fCascadeV0DCADaughMax ) {
672640 return false ;
673641 }
674- else {
675- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeV0DCADaugh" ), cascade.dcaV0daughters ());
676- }
677-
678642 if (nCascadeV0CPAMin> 0 && cpav0 < fCascadeV0CPAMin ) {
679643 return false ;
680644 }
681- else {
682- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeV0CPA" ), cpav0);
683- }
684-
685645 if (nCascadeV0TranRadMin> 0 && cascade.v0radius () < fCascadeV0TranRadMin ) {
686646 return false ;
687647 }
688- else {
689- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeV0TranRad" ), cascade.v0radius ());
690- }
691-
692648 if (nCascadeV0TranRadMax> 0 && cascade.v0radius () > fCascadeV0TranRadMax ) {
693649 return false ;
694650 }
695- else {
696- mQAHistogramRegistry ->fill (HIST (" CascadeQA/hCascadeV0TranRad" ), cascade.v0radius ());
697- }
698-
699- /*
700651 if (nCascadeV0DCAToPVMin > 0 && abs (dcav0topv) < fCascadeV0DCAToPVMin ) {
701652 return false ;
702653 }
703- else{
704- mQAHistogramRegistry->fill(HIST("CascadeQA/hCascadeV0DCAToPV"), dcav0topv);
705- }
706-
707654 if (nCascadeV0DCAToPVMax > 0 && abs (dcav0topv) > fCascadeV0DCAToPVMax ) {
708655 return false ;
709656 }
710- else{
711- mQAHistogramRegistry->fill(HIST("CascadeQA/hCascadeV0DCAToPV"), dcav0topv);
712- }
713- */
714- // Chech the selection criteria for the tracks as well (TODO)
715- /*
657+ // Chech the selection criteria for the tracks as well
716658 if (!PosDaughTrack.isSelectedMinimal (posTrack)) {
717659 return false ;
718660 }
@@ -722,7 +664,6 @@ bool FemtoDreamCascadeSelection::isSelectedMinimal(Col const& col, Casc const& c
722664 if (!BachTrack.isSelectedMinimal (bachTrack)) {
723665 return false ;
724666 }
725- */
726667
727668
728669 /*
@@ -737,25 +678,6 @@ bool FemtoDreamCascadeSelection::isSelectedMinimal(Col const& col, Casc const& c
737678 }
738679 */
739680
740-
741-
742-
743- /*
744- // check that track combinations for V0 or antiV0 would be fulfilling PID
745- float nSigmaPIDMax = PosDaughTrack.getSigmaPIDMax();
746- // antiV0
747- auto nSigmaPrNeg = negTrack.tpcNSigmaPr();
748- auto nSigmaPiPos = posTrack.tpcNSigmaPi();
749- // v0
750- auto nSigmaPiNeg = negTrack.tpcNSigmaPi();
751- auto nSigmaPrPos = posTrack.tpcNSigmaPr();
752- if (!(abs(nSigmaPrNeg - nSigmaPIDOffsetTPC) < nSigmaPIDMax &&
753- abs(nSigmaPiPos - nSigmaPIDOffsetTPC) < nSigmaPIDMax) &&
754- !(abs(nSigmaPrPos - nSigmaPIDOffsetTPC) < nSigmaPIDMax &&
755- abs(nSigmaPiNeg - nSigmaPIDOffsetTPC) < nSigmaPIDMax)) {
756- return false;
757- }
758- */
759681 return true ;
760682}
761683
@@ -842,7 +764,8 @@ std::array<cutContainerType, 8> FemtoDreamCascadeSelection::getCutContainer(Col
842764 auto nSigmaPrPos = posTrack.tpcNSigmaPr ();
843765 float nSigmaPIDOffsetTPC = 0 .;
844766
845- // TODO: improve the selection of the Xi candidates (now I select only Xi/ antiXi based on the daughter Lambda)
767+ // negative charge: Antiparticle (Xi+)
768+ // positive charge: Particle (Xi-)
846769 if (abs (nSigmaPrNeg - nSigmaPIDOffsetTPC) < nSigmaPIDMax && abs (nSigmaPiPos - nSigmaPIDOffsetTPC) < nSigmaPIDMax) {
847770 sign = -1 .;
848771 } else if (abs (nSigmaPrPos - nSigmaPIDOffsetTPC) < nSigmaPIDMax && abs (nSigmaPiNeg - nSigmaPIDOffsetTPC) < nSigmaPIDMax) {
0 commit comments