Skip to content
This repository was archived by the owner on Feb 2, 2021. It is now read-only.

Commit 43f2e73

Browse files
committed
Upgrade HDL to hdl_2018_r2 release which uses vivado 2018.2. MATLAB release has also been moved to R2019a.
Targeting demos have been upgraded as well. Signed-off-by: Travis Collins <[email protected]>
1 parent fe6d34d commit 43f2e73

File tree

77 files changed

+665
-1091
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

77 files changed

+665
-1091
lines changed
Lines changed: 2 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11

2-
source $ad_hdl_dir/projects/adrv9361z7035/common/adrv9361z7035_bd.tcl
3-
source $ad_hdl_dir/projects/adrv9361z7035/common/ccbob_bd.tcl
2+
source ../common/adrv9361z7035_bd.tcl
3+
source ../common/ccbob_bd.tcl
44

55
ad_ip_parameter util_ad9361_divclk CONFIG.SEL_0_DIV 2
66
ad_ip_parameter util_ad9361_divclk CONFIG.SEL_1_DIV 1
@@ -9,5 +9,3 @@ cfg_ad9361_interface CMOS
99

1010
ad_ip_parameter axi_ad9361 CONFIG.ADC_INIT_DELAY 29
1111

12-
13-

CI/projects/adrv9361z7035/ccbob_cmos/system_project_rx.tcl

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,6 @@ adi_project_files adrv9361z7035_ccbob_cmos [list \
1414
"$ad_hdl_dir/projects/adrv9361z7035/common/ccbob_constr.xdc" \
1515
"system_top.v" ]
1616

17-
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
1817
adi_project_run adrv9361z7035_ccbob_cmos
1918
#source $ad_hdl_dir/library/analog.com_user_axi_ad9361_1.0/axi_ad9361_delay.tcl
2019
# Copy the boot file to the root directory

CI/projects/adrv9361z7035/ccbob_cmos/system_project_rx_tx.tcl

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,6 @@ adi_project_files adrv9361z7035_ccbob_cmos [list \
1414
"$ad_hdl_dir/projects/adrv9361z7035/common/ccbob_constr.xdc" \
1515
"system_top.v" ]
1616

17-
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
1817
adi_project_run adrv9361z7035_ccbob_cmos
1918
#source $ad_hdl_dir/library/analog.com_user_axi_ad9361_1.0/axi_ad9361_delay.tcl
2019
# Copy the boot file to the root directory

CI/projects/adrv9361z7035/ccbob_cmos/system_project_tx.tcl

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,6 @@ adi_project_files adrv9361z7035_ccbob_cmos [list \
1414
"$ad_hdl_dir/projects/adrv9361z7035/common/ccbob_constr.xdc" \
1515
"system_top.v" ]
1616

17-
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
1817
adi_project_run adrv9361z7035_ccbob_cmos
1918
#source $ad_hdl_dir/library/analog.com_user_axi_ad9361_1.0/axi_ad9361_delay.tcl
2019
# Copy the boot file to the root directory

CI/projects/adrv9361z7035/ccbob_cmos/system_top.v

Lines changed: 2 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,7 @@
88
// terms.
99
//
1010
// The user should read each of these license terms, and understand the
11-
// freedoms and responsabilities that he or she has by using this source/core.
11+
// freedoms and responsibilities that he or she has by using this source/core.
1212
//
1313
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
1414
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
@@ -188,6 +188,7 @@ module system_top (
188188
.gpio_i (gpio_i),
189189
.gpio_o (gpio_o),
190190
.gpio_t (gpio_t),
191+
.gps_pps (1'b0),
191192
.gt_ref_clk (gt_ref_clk),
192193
.gt_rx_n (gt_rx_n),
193194
.gt_rx_p (gt_rx_p),
@@ -196,18 +197,6 @@ module system_top (
196197
.iic_main_scl_io (iic_scl),
197198
.iic_main_sda_io (iic_sda),
198199
.otg_vbusoc (1'b0),
199-
.ps_intr_00 (1'b0),
200-
.ps_intr_01 (1'b0),
201-
.ps_intr_02 (1'b0),
202-
.ps_intr_03 (1'b0),
203-
.ps_intr_04 (1'b0),
204-
.ps_intr_05 (1'b0),
205-
.ps_intr_06 (1'b0),
206-
.ps_intr_07 (1'b0),
207-
.ps_intr_08 (1'b0),
208-
.ps_intr_09 (1'b0),
209-
.ps_intr_10 (1'b0),
210-
.ps_intr_15 (1'b0),
211200
.rx_clk_in (rx_clk_in),
212201
.rx_data_in (rx_data_in),
213202
.rx_frame_in (rx_frame_in),

CI/projects/adrv9361z7035/ccbob_lvds/system_bd.tcl

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11

2-
source $ad_hdl_dir/projects/adrv9361z7035/common/adrv9361z7035_bd.tcl
3-
source $ad_hdl_dir/projects/adrv9361z7035/common/ccbob_bd.tcl
2+
source ../common/adrv9361z7035_bd.tcl
3+
source ../common/ccbob_bd.tcl
44

55
cfg_ad9361_interface LVDS
66

CI/projects/adrv9361z7035/ccbob_lvds/system_project_rx.tcl

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,6 @@ adi_project_files adrv9361z7035_ccbob_lvds [list \
1414
"$ad_hdl_dir/projects/adrv9361z7035/common/ccbob_constr.xdc" \
1515
"system_top.v" ]
1616

17-
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
1817
adi_project_run adrv9361z7035_ccbob_lvds
1918
#source $ad_hdl_dir/library/analog.com_user_axi_ad9361_1.0/axi_ad9361_delay.tcl
2019
# Copy the boot file to the root directory

CI/projects/adrv9361z7035/ccbob_lvds/system_project_rx_tx.tcl

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,6 @@ adi_project_files adrv9361z7035_ccbob_lvds [list \
1414
"$ad_hdl_dir/projects/adrv9361z7035/common/ccbob_constr.xdc" \
1515
"system_top.v" ]
1616

17-
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
1817
adi_project_run adrv9361z7035_ccbob_lvds
1918
#source $ad_hdl_dir/library/analog.com_user_axi_ad9361_1.0/axi_ad9361_delay.tcl
2019
# Copy the boot file to the root directory

CI/projects/adrv9361z7035/ccbob_lvds/system_project_tx.tcl

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,6 @@ adi_project_files adrv9361z7035_ccbob_lvds [list \
1414
"$ad_hdl_dir/projects/adrv9361z7035/common/ccbob_constr.xdc" \
1515
"system_top.v" ]
1616

17-
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
1817
adi_project_run adrv9361z7035_ccbob_lvds
1918
#source $ad_hdl_dir/library/analog.com_user_axi_ad9361_1.0/axi_ad9361_delay.tcl
2019
# Copy the boot file to the root directory

CI/projects/adrv9361z7035/ccbob_lvds/system_top.v

Lines changed: 2 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,7 @@
88
// terms.
99
//
1010
// The user should read each of these license terms, and understand the
11-
// freedoms and responsabilities that he or she has by using this source/core.
11+
// freedoms and responsibilities that he or she has by using this source/core.
1212
//
1313
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
1414
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
@@ -192,6 +192,7 @@ module system_top (
192192
.gpio_i (gpio_i),
193193
.gpio_o (gpio_o),
194194
.gpio_t (gpio_t),
195+
.gps_pps (1'b0),
195196
.gt_ref_clk (gt_ref_clk),
196197
.gt_rx_n (gt_rx_n),
197198
.gt_rx_p (gt_rx_p),
@@ -200,18 +201,6 @@ module system_top (
200201
.iic_main_scl_io (iic_scl),
201202
.iic_main_sda_io (iic_sda),
202203
.otg_vbusoc (1'b0),
203-
.ps_intr_00 (1'b0),
204-
.ps_intr_01 (1'b0),
205-
.ps_intr_02 (1'b0),
206-
.ps_intr_03 (1'b0),
207-
.ps_intr_04 (1'b0),
208-
.ps_intr_05 (1'b0),
209-
.ps_intr_06 (1'b0),
210-
.ps_intr_07 (1'b0),
211-
.ps_intr_08 (1'b0),
212-
.ps_intr_09 (1'b0),
213-
.ps_intr_10 (1'b0),
214-
.ps_intr_15 (1'b0),
215204
.rx_clk_in_n (rx_clk_in_n),
216205
.rx_clk_in_p (rx_clk_in_p),
217206
.rx_data_in_n (rx_data_in_n),

0 commit comments

Comments
 (0)