Skip to content

Commit c7d4d50

Browse files
Voc94amiclaus
authored andcommitted
projects: eval-adg1736: Add README documentation
Add README with hardware setup instructions, jumper configuration, wiring connections, and build commands for the EVAL-ADG1736 project. Signed-off-by: Alexandru Vasile Popa <Alexandruvasile.Popa@analog.com>
1 parent de60736 commit c7d4d50

File tree

2 files changed

+212
-0
lines changed

2 files changed

+212
-0
lines changed
Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
.. include:: ../../../../../projects/eval-adg1736/README.rst

projects/eval-adg1736/README.rst

Lines changed: 211 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,211 @@
1+
Evaluating the EVAL-ADG1736
2+
===========================
3+
4+
.. no-os-doxygen::
5+
6+
.. contents::
7+
:depth: 3
8+
9+
Supported Evaluation Boards
10+
---------------------------
11+
12+
* `EVAL-ADG1736 <https://www.analog.com/en/resources/evaluation-hardware-and-software/evaluation-boards-kits/eval-adg1736.html>`_
13+
14+
Overview
15+
--------
16+
17+
The ADG1736 is a low voltage, 2.4 Ohm dual SPDT analog switch in a 2mm x 2mm
18+
LGA package. It contains two independently selectable single-pole, double-throw
19+
(SPDT) switches and operates with single supply (+1.08V to +5.5V) or dual supply
20+
(+/-1.08V to +/-2.75V). An EN input is used to disable all switches.
21+
22+
Key specifications:
23+
24+
* On Resistance: 2.4 Ohm typical
25+
* Signal Range: Rail-to-rail
26+
* Logic Levels: 1.8V and 3V JEDEC compliant
27+
* Bandwidth: 300 MHz typical
28+
* Operating Temperature: -40C to +125C
29+
30+
The ADG1736 data sheet provides full specifications and details on device
31+
operation. Consult it in conjunction with this user guide.
32+
33+
Hardware Specifications
34+
-----------------------
35+
36+
Power Supply Requirements
37+
^^^^^^^^^^^^^^^^^^^^^^^^^
38+
39+
The EVAL-ADG1736 can be powered via USB Type-C or external supply:
40+
41+
* Single supply: +1.08V to +5.5V (VDD to VSS)
42+
* Dual supply: +/-1.08V to +/-2.75V
43+
44+
For this project, 3.3V from the MAX32655FTHR is used as VDD.
45+
46+
Board Connector and Jumper Settings
47+
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
48+
49+
Before connecting the MCU, configure the EVAL-ADG1736 jumpers.
50+
51+
**Common settings (required for both SW1 and SW2):**
52+
53+
+----------+------------------+-----------------------------------------------+
54+
| Jumper | Setting | Description |
55+
+----------+------------------+-----------------------------------------------+
56+
| JP4 | **Remove** | Disconnect EN from manual control |
57+
+----------+------------------+-----------------------------------------------+
58+
| JP5 | **Position A** | Connect VL to VL/EN header |
59+
+----------+------------------+-----------------------------------------------+
60+
| P13 | **Insert** | Connect EN to DIGIO3 for MCU control |
61+
+----------+------------------+-----------------------------------------------+
62+
| P21 | **Insert** | Set logic level VL to 3.3V |
63+
+----------+------------------+-----------------------------------------------+
64+
65+
**SW1 testing:**
66+
67+
+----------+------------------+-----------------------------------------------+
68+
| Jumper | Setting | Description |
69+
+----------+------------------+-----------------------------------------------+
70+
| JP2 | **Remove** | Disconnect IN1 from manual A/B control |
71+
+----------+------------------+-----------------------------------------------+
72+
| P11 | **Insert** | Connect IN1 to DIGIO1 for MCU control |
73+
+----------+------------------+-----------------------------------------------+
74+
75+
**SW2 testing:**
76+
77+
+----------+------------------+-----------------------------------------------+
78+
| Jumper | Setting | Description |
79+
+----------+------------------+-----------------------------------------------+
80+
| JP3 | **Remove** | Disconnect IN2 from manual A/B control |
81+
+----------+------------------+-----------------------------------------------+
82+
| P12 | **Insert** | Connect IN2 to DIGIO2 for MCU control |
83+
+----------+------------------+-----------------------------------------------+
84+
85+
No-OS Build Setup
86+
-----------------
87+
88+
Please see: https://wiki.analog.com/resources/no-os/build
89+
90+
No-OS Supported Examples
91+
------------------------
92+
93+
The initialization data used in the examples is taken from:
94+
`Project Common Data Path <https://github.com/analogdevicesinc/no-OS/tree/main/projects/eval-adg1736/src/common>`_
95+
96+
The macros used in Common Data are defined in platform specific files found in:
97+
`Project Platform Configuration Path <https://github.com/analogdevicesinc/no-OS/tree/main/projects/eval-adg1736/src/platform>`_
98+
99+
Basic example
100+
^^^^^^^^^^^^^
101+
102+
This example tests ADG1736 switch routing using 4 GPIOs (P1.6-P1.9):
103+
104+
* Initializes the ADG1736 driver with IN and EN GPIO control
105+
* Toggles the switch between A and B positions
106+
* Sends a test signal through D and reads back on S
107+
* Verifies switch routing with LED feedback (green = pass, red = fail)
108+
109+
**GPIO Configuration:**
110+
111+
* IN1 (P1.6) -> SW1 control: HIGH=A, LOW=B. Wire to P11 (DIGIO1) header
112+
* IN2 (P2.0) -> SW2 control: HIGH=A, LOW=B. Wire to P12 (DIGIO2) header
113+
* EN (P1.7) -> Enable: HIGH=enabled, LOW=disabled. Wire to P13 header
114+
* D (P1.8) -> Test signal output. Connect to D1 or D2 terminal
115+
* S (P1.9) -> Test signal input. Connect to S1A/S1B/S2A/S2B (based on TEST_SIDE)
116+
117+
Note: IN1 and IN2 use separate GPIO pins to allow independent control of both switches.
118+
119+
The test toggles the switch between A and B positions:
120+
121+
* When in the configured TEST_SIDE position, S should read D's value
122+
* When in the opposite position, S should read LOW (disconnected)
123+
124+
**LED feedback:**
125+
126+
* Green: Test passing (switch routing correctly)
127+
* Red: Test failing
128+
129+
The test configuration is set via ``parameters.h``:
130+
131+
* ``TEST_SWITCH``: 0 = SW1, 1 = SW2
132+
* ``TEST_SIDE``: 0 = A side, 1 = B side
133+
134+
**Test Configuration Truth Table:**
135+
136+
IN1 (P1.6) controls SW1, IN2 (P2.0) controls SW2. Each switch has its own
137+
dedicated GPIO pin for independent control.
138+
139+
+------------+-----------+--------+----------------+------------------+
140+
| TEST_SWITCH| TEST_SIDE | Switch | S Connection | IN Wiring |
141+
+------------+-----------+--------+----------------+------------------+
142+
| 0 | 0 | SW1 | S1A | P1.6 to P11 |
143+
+------------+-----------+--------+----------------+------------------+
144+
| 0 | 1 | SW1 | S1B | P1.6 to P11 |
145+
+------------+-----------+--------+----------------+------------------+
146+
| 1 | 0 | SW2 | S2A | P2.0 to P12 |
147+
+------------+-----------+--------+----------------+------------------+
148+
| 1 | 1 | SW2 | S2B | P2.0 to P12 |
149+
+------------+-----------+--------+----------------+------------------+
150+
151+
No-OS Supported Platforms
152+
-------------------------
153+
154+
Maxim Platform
155+
^^^^^^^^^^^^^^
156+
157+
**Used hardware**
158+
159+
* `EVAL-ADG1736 <https://www.analog.com/en/resources/evaluation-hardware-and-software/evaluation-boards-kits/eval-adg1736.html>`_
160+
* `MAX32655FTHR <https://www.analog.com/en/resources/evaluation-hardware-and-software/evaluation-boards-kits/max32655fthr.html>`_
161+
162+
**Power Options**
163+
164+
Option 1: USB-C power (recommended)
165+
* Connect USB-C cable to P27 on EVAL-ADG1736
166+
* Set JP1 to position A (connect VDD to EXT_VDD)
167+
* Insert P17 (connect POS_SUPPLY to 3.3V)
168+
* Insert P25 (connect NEG_SUPPLY to GND)
169+
* Connect GND between boards for common reference
170+
171+
Option 2: Power from MAX32655FTHR
172+
* Set JP1 to position A (connect VDD to EXT_VDD)
173+
* Connect MAX32655FTHR 3V3 to POS_SUPPLY header
174+
* Connect MAX32655FTHR GND to NEG_SUPPLY header
175+
* Insert P19 (connect POS_SUPPLY to VDD)
176+
* Insert P25 (connect NEG_SUPPLY to GND)
177+
178+
**Signal Connections for SW1, A side test (default configuration)**
179+
180+
+------------------+---------------------------+------------------------------+
181+
| MAX32655FTHR | EVAL-ADG1736 | Function |
182+
+------------------+---------------------------+------------------------------+
183+
| GND | NEG_SUPPLY header | Common ground |
184+
+------------------+---------------------------+------------------------------+
185+
| P1.6 | DIGIO1 (via P11 header) | IN1 switch control |
186+
+------------------+---------------------------+------------------------------+
187+
| P1.7 | DIGIO3 (via P13 header) | EN enable control |
188+
+------------------+---------------------------+------------------------------+
189+
| P1.8 | D1 terminal | Test signal output |
190+
+------------------+---------------------------+------------------------------+
191+
| P1.9 | S1A terminal | Test signal readback |
192+
+------------------+---------------------------+------------------------------+
193+
194+
For other test configurations, change the D and S connections per the truth table above:
195+
196+
* SW1, B side: P1.9 to S1B, set ``TEST_SWITCH=0``, ``TEST_SIDE=1``
197+
* SW2, A side: P2.0 to P12, P1.8 to D2, P1.9 to S2A, set ``TEST_SWITCH=1``, ``TEST_SIDE=0``
198+
* SW2, B side: P2.0 to P12, P1.8 to D2, P1.9 to S2B, set ``TEST_SWITCH=1``, ``TEST_SIDE=1``
199+
200+
Note: P1.6 is on J7 header (pin 4), P2.0 is on J9 header (pin 5).
201+
202+
**Build Command**
203+
204+
.. code-block:: bash
205+
206+
# to delete current build
207+
make PLATFORM=maxim TARGET=max32655 reset
208+
# to build the project
209+
make PLATFORM=maxim TARGET=max32655
210+
# to flash the code
211+
make run

0 commit comments

Comments
 (0)