@@ -25,10 +25,10 @@ module i3c_test_wrapper #(
25
25
26
26
parameter int unsigned CsrAddrWidth = I3CCSR_pkg :: I3CCSR_MIN_ADDR_WIDTH ,
27
27
parameter int unsigned CsrDataWidth = I3CCSR_pkg :: I3CCSR_DATA_WIDTH
28
- )(
28
+ ) (
29
29
`ifdef I3C_USE_AHB
30
- input logic hclk,
31
- input logic hreset_n,
30
+ input logic hclk,
31
+ input logic hreset_n,
32
32
// AHB-Lite interface
33
33
input logic [ AhbAddrWidth- 1 : 0 ] haddr,
34
34
input logic [ 2 : 0 ] hburst,
@@ -44,8 +44,8 @@ module i3c_test_wrapper #(
44
44
input logic hsel,
45
45
input logic hready,
46
46
`elsif I3C_USE_AXI
47
- input logic aclk,
48
- input logic areset_n,
47
+ input logic aclk,
48
+ input logic areset_n,
49
49
// AXI4 Interface
50
50
// AXI Read Channels
51
51
input logic [ AxiAddrWidth- 1 : 0 ] araddr,
@@ -92,7 +92,7 @@ module i3c_test_wrapper #(
92
92
93
93
`ifdef AXI_ID_FILTERING
94
94
input logic disable_id_filtering_i,
95
- input logic [AxiUserWidth- 1 : 0 ] priv_ids_i [NumPrivIds],
95
+ input logic [AxiUserWidth- 1 : 0 ] priv_ids_i[NumPrivIds],
96
96
`endif
97
97
`endif
98
98
// I3C Target Simulation model
@@ -120,37 +120,37 @@ module i3c_test_wrapper #(
120
120
output irq_o
121
121
);
122
122
123
- logic clk_i;
124
- logic rst_ni;
123
+ logic clk_i;
124
+ logic rst_ni;
125
125
126
126
`ifdef I3C_USE_AHB
127
- assign clk_i = hclk;
128
- assign rst_ni = hreset_n;
127
+ assign clk_i = hclk;
128
+ assign rst_ni = hreset_n;
129
129
`elsif I3C_USE_AXI
130
- assign clk_i = aclk;
131
- assign rst_ni = areset_n;
130
+ assign clk_i = aclk;
131
+ assign rst_ni = areset_n;
132
132
`endif
133
133
134
- localparam int unsigned NumDevices = 3 ; // 2 Targets, 1 Controller
134
+ localparam int unsigned NumDevices = 3 ; // 2 Targets, 1 Controller
135
135
136
- logic [NumDevices- 1 : 0 ] sda_i;
137
- logic [NumDevices- 1 : 0 ] scl_i;
136
+ logic [NumDevices- 1 : 0 ] sda_i;
137
+ logic [NumDevices- 1 : 0 ] scl_i;
138
138
139
- assign sda_i[0 ] = sda_sim_ctrl_i;
140
- assign scl_i[0 ] = scl_sim_ctrl_i;
141
- assign sda_i[1 ] = sda_sim_target_i;
142
- assign scl_i[1 ] = scl_sim_target_i;
139
+ assign sda_i[0 ] = sda_sim_ctrl_i;
140
+ assign scl_i[0 ] = scl_sim_ctrl_i;
141
+ assign sda_i[1 ] = sda_sim_target_i;
142
+ assign scl_i[1 ] = scl_sim_target_i;
143
143
144
- i3c_bus_harness # (
145
- .NumDevices (NumDevices)
146
- ) xi3_bus_harness (
147
- .sda_i (sda_i),
148
- .scl_i (scl_i),
149
- .sda_o (bus_sda),
150
- .scl_o (bus_scl)
151
- );
144
+ i3c_bus_harness # (
145
+ .NumDevices (NumDevices)
146
+ ) xi3_bus_harness (
147
+ .sda_i (sda_i),
148
+ .scl_i (scl_i),
149
+ .sda_o (bus_sda),
150
+ .scl_o (bus_scl)
151
+ );
152
152
153
- logic sel_od_pp;
153
+ logic sel_od_pp;
154
154
155
155
i3c_wrapper # (
156
156
`ifdef I3C_USE_AHB
@@ -174,79 +174,79 @@ logic sel_od_pp;
174
174
.rst_ni,
175
175
176
176
`ifdef I3C_USE_AHB
177
- .haddr_i (haddr),
178
- .hburst_i (hburst),
179
- .hprot_i (hprot),
180
- .hsize_i (hsize),
181
- .htrans_i (htrans),
182
- .hwdata_i (hwdata),
183
- .hwstrb_i (hwstrb),
184
- .hwrite_i (hwrite),
185
- .hrdata_o (hrdata),
186
- .hreadyout_o (hreadyout),
187
- .hresp_o (hresp),
188
- .hsel_i (hsel),
189
- .hready_i (hready),
177
+ .haddr_i (haddr),
178
+ .hburst_i (hburst),
179
+ .hprot_i (hprot),
180
+ .hsize_i (hsize),
181
+ .htrans_i (htrans),
182
+ .hwdata_i (hwdata),
183
+ .hwstrb_i (hwstrb),
184
+ .hwrite_i (hwrite),
185
+ .hrdata_o (hrdata),
186
+ .hreadyout_o (hreadyout),
187
+ .hresp_o (hresp),
188
+ .hsel_i (hsel),
189
+ .hready_i (hready),
190
190
`elsif I3C_USE_AXI
191
- .araddr_i (araddr),
192
- .arburst_i (arburst),
193
- .arsize_i (arsize),
194
- .arlen_i (arlen),
195
- .aruser_i (aruser),
196
- .arid_i (arid),
197
- .arlock_i (arlock),
198
- .arvalid_i (arvalid),
199
- .arready_o (arready),
200
-
201
- .rdata_o (rdata),
202
- .rresp_o (rresp),
203
- .rid_o (rid),
204
- .ruser_o (ruser),
205
- .rlast_o (rlast),
206
- .rvalid_o (rvalid),
207
- .rready_i (rready),
208
-
209
- .awaddr_i (awaddr),
210
- .awburst_i (awburst),
211
- .awsize_i (awsize),
212
- .awlen_i (awlen),
213
- .awuser_i (awuser),
214
- .awid_i (awid),
215
- .awlock_i (awlock),
216
- .awvalid_i (awvalid),
217
- .awready_o (awready),
218
-
219
- .wdata_i (wdata),
220
- .wstrb_i (wstrb),
221
- .wuser_i (wuser),
222
- .wlast_i (wlast),
223
- .wvalid_i (wvalid),
224
- .wready_o (wready),
225
-
226
- .bresp_o (bresp),
227
- .bid_o (bid),
228
- .buser_o (buser),
229
- .bvalid_o (bvalid),
230
- .bready_i (bready),
191
+ .araddr_i (araddr),
192
+ .arburst_i (arburst),
193
+ .arsize_i (arsize),
194
+ .arlen_i (arlen),
195
+ .aruser_i (aruser),
196
+ .arid_i (arid),
197
+ .arlock_i (arlock),
198
+ .arvalid_i (arvalid),
199
+ .arready_o (arready),
200
+
201
+ .rdata_o (rdata),
202
+ .rresp_o (rresp),
203
+ .rid_o (rid),
204
+ .ruser_o (ruser),
205
+ .rlast_o (rlast),
206
+ .rvalid_o (rvalid),
207
+ .rready_i (rready),
208
+
209
+ .awaddr_i (awaddr),
210
+ .awburst_i (awburst),
211
+ .awsize_i (awsize),
212
+ .awlen_i (awlen),
213
+ .awuser_i (awuser),
214
+ .awid_i (awid),
215
+ .awlock_i (awlock),
216
+ .awvalid_i (awvalid),
217
+ .awready_o (awready),
218
+
219
+ .wdata_i (wdata),
220
+ .wstrb_i (wstrb),
221
+ .wuser_i (wuser),
222
+ .wlast_i (wlast),
223
+ .wvalid_i (wvalid),
224
+ .wready_o (wready),
225
+
226
+ .bresp_o (bresp),
227
+ .bid_o (bid),
228
+ .buser_o (buser),
229
+ .bvalid_o (bvalid),
230
+ .bready_i (bready),
231
231
232
232
`ifdef AXI_ID_FILTERING
233
233
.disable_id_filtering_i (disable_id_filtering_i),
234
234
.priv_ids_i (priv_ids_i),
235
235
`endif
236
236
`endif
237
237
238
- .scl_i (bus_scl),
239
- .sda_i (bus_sda),
240
- .scl_o (scl_i[2 ]),
241
- .sda_o (sda_i[2 ]),
242
- .sel_od_pp_o (sel_od_pp),
243
-
244
- .recovery_payload_available_o,
245
- .recovery_image_activated_o,
246
- .peripheral_reset_o,
247
- .peripheral_reset_done_i,
248
- .escalated_reset_o,
249
- .irq_o
250
- );
238
+ .scl_i (bus_scl),
239
+ .sda_i (bus_sda),
240
+ .scl_o (scl_i[2 ]),
241
+ .sda_o (sda_i[2 ]),
242
+ .sel_od_pp_o (sel_od_pp),
243
+
244
+ .recovery_payload_available_o,
245
+ .recovery_image_activated_o,
246
+ .peripheral_reset_o,
247
+ .peripheral_reset_done_i,
248
+ .escalated_reset_o,
249
+ .irq_o
250
+ );
251
251
252
252
endmodule
0 commit comments