@@ -48,6 +48,7 @@ module recovery_handler
48
48
output logic ctl_tti_rx_desc_queue_wready_o,
49
49
input logic [ TtiRxDescDataWidth- 1 : 0 ] ctl_tti_rx_desc_queue_wdata_i,
50
50
output logic [ TtiRxDescThldWidth- 1 : 0 ] ctl_tti_rx_desc_queue_ready_thld_o,
51
+ output logic ctl_tti_rx_desc_queue_ready_thld_trig_o,
51
52
52
53
// TX Descriptor queue
53
54
output logic ctl_tti_tx_desc_queue_full_o,
@@ -70,6 +71,7 @@ module recovery_handler
70
71
output logic [ TtiRxDataThldWidth- 1 : 0 ] ctl_tti_rx_data_queue_start_thld_o,
71
72
output logic ctl_tti_rx_data_queue_start_thld_trig_o,
72
73
output logic [ TtiRxDataThldWidth- 1 : 0 ] ctl_tti_rx_data_queue_ready_thld_o,
74
+ output logic ctl_tti_rx_data_queue_ready_thld_trig_o,
73
75
74
76
// TX Data queue
75
77
output logic ctl_tti_tx_data_queue_full_o,
@@ -556,6 +558,7 @@ module recovery_handler
556
558
557
559
// Threshold
558
560
assign ctl_tti_rx_desc_queue_ready_thld_o = tti_rx_desc_queue_ready_thld_o;
561
+ assign ctl_tti_rx_desc_queue_ready_thld_trig_o = tti_rx_desc_queue_ready_thld_trig;
559
562
560
563
// TX descriptor queue
561
564
always_comb begin : T1MUX
@@ -623,6 +626,7 @@ module recovery_handler
623
626
// Thresholds
624
627
assign ctl_tti_rx_data_queue_start_thld_o = tti_rx_data_queue_start_thld;
625
628
assign ctl_tti_rx_data_queue_ready_thld_o = tti_rx_data_queue_ready_thld_o;
629
+ assign ctl_tti_rx_data_queue_ready_thld_trig_o = tti_rx_data_queue_ready_thld_trig;
626
630
627
631
// ......................
628
632
0 commit comments