@@ -48,19 +48,20 @@ module i3c_test_wrapper #(
48
48
input logic areset_n,
49
49
// AXI4 Interface
50
50
// AXI Read Channels
51
- input logic [AxiAddrWidth- 1 : 0 ] araddr,
52
- input logic [ 1 : 0 ] arburst,
53
- input logic [ 2 : 0 ] arsize,
54
- input logic [ 7 : 0 ] arlen,
55
- input logic [AxiUserWidth- 1 : 0 ] aruser,
56
- input logic [ AxiIdWidth- 1 : 0 ] arid,
57
- input logic arlock,
58
- input logic arvalid,
59
- output logic arready,
51
+ input logic [ AxiAddrWidth- 1 : 0 ] araddr,
52
+ input logic [ 1 : 0 ] arburst,
53
+ input logic [ 2 : 0 ] arsize,
54
+ input logic [ 7 : 0 ] arlen,
55
+ input logic [ AxiUserWidth- 1 : 0 ] aruser,
56
+ input logic [ AxiIdWidth- 1 : 0 ] arid,
57
+ input logic arlock,
58
+ input logic arvalid,
59
+ output logic arready,
60
60
61
61
output logic [AxiDataWidth- 1 : 0 ] rdata,
62
62
output logic [ 1 : 0 ] rresp,
63
63
output logic [ AxiIdWidth- 1 : 0 ] rid,
64
+ output logic [AxiUserWidth- 1 : 0 ] ruser,
64
65
output logic rlast,
65
66
output logic rvalid,
66
67
input logic rready,
@@ -76,16 +77,18 @@ module i3c_test_wrapper #(
76
77
input logic awvalid,
77
78
output logic awready,
78
79
79
- input logic [AxiDataWidth- 1 : 0 ] wdata,
80
+ input logic [ AxiDataWidth- 1 : 0 ] wdata,
80
81
input logic [AxiDataWidth/ 8 - 1 : 0 ] wstrb,
81
- input logic wlast,
82
- input logic wvalid,
83
- output logic wready,
82
+ input logic [ AxiUserWidth- 1 : 0 ] wuser,
83
+ input logic wlast,
84
+ input logic wvalid,
85
+ output logic wready,
84
86
85
- output logic [ 1 : 0 ] bresp,
86
- output logic [AxiIdWidth- 1 : 0 ] bid,
87
- output logic bvalid,
88
- input logic bready,
87
+ output logic [ 1 : 0 ] bresp,
88
+ output logic [ AxiIdWidth- 1 : 0 ] bid,
89
+ output logic [AxiUserWidth- 1 : 0 ] buser,
90
+ output logic bvalid,
91
+ input logic bready,
89
92
90
93
`ifdef AXI_ID_FILTERING
91
94
input logic disable_id_filtering_i,
@@ -107,9 +110,14 @@ module i3c_test_wrapper #(
107
110
output logic bus_sda,
108
111
output logic bus_scl,
109
112
113
+ output logic recovery_payload_available_o,
114
+ output logic recovery_image_activated_o,
115
+
110
116
output logic peripheral_reset_o,
111
117
input logic peripheral_reset_done_i,
112
- output logic escalated_reset_o
118
+ output logic escalated_reset_o,
119
+
120
+ output irq_o
113
121
);
114
122
115
123
logic clk_i;
@@ -193,6 +201,7 @@ logic sel_od_pp;
193
201
.rdata_o (rdata),
194
202
.rresp_o (rresp),
195
203
.rid_o (rid),
204
+ .ruser_o (ruser),
196
205
.rlast_o (rlast),
197
206
.rvalid_o (rvalid),
198
207
.rready_i (rready),
@@ -209,12 +218,14 @@ logic sel_od_pp;
209
218
210
219
.wdata_i (wdata),
211
220
.wstrb_i (wstrb),
221
+ .wuser_i (wuser),
212
222
.wlast_i (wlast),
213
223
.wvalid_i (wvalid),
214
224
.wready_o (wready),
215
225
216
226
.bresp_o (bresp),
217
227
.bid_o (bid),
228
+ .buser_o (buser),
218
229
.bvalid_o (bvalid),
219
230
.bready_i (bready),
220
231
@@ -230,9 +241,12 @@ logic sel_od_pp;
230
241
.sda_o (sda_i[2 ]),
231
242
.sel_od_pp_o (sel_od_pp),
232
243
244
+ .recovery_payload_available_o,
245
+ .recovery_image_activated_o,
233
246
.peripheral_reset_o,
234
247
.peripheral_reset_done_i,
235
- .escalated_reset_o
248
+ .escalated_reset_o,
249
+ .irq_o
236
250
);
237
251
238
252
endmodule
0 commit comments