Commit 838f192
authored
Bumps [third-party/verilator/master](https://github.com/verilator/verilator) from `9d74984` to `fbb195e`.
- [Commits](verilator/verilator@9d74984...fbb195e)
---
updated-dependencies:
- dependency-name: third-party/verilator/master
dependency-version: fbb195e054d26d65e548d5e778b3ba600597f841
dependency-type: direct:production
...
Signed-off-by: dependabot[bot] <[email protected]>
Co-authored-by: dependabot[bot] <49699333+dependabot[bot]@users.noreply.github.com>
1 parent fa8d05c commit 838f192
1 file changed
+1
-1
lines changed- Changes+21
- bin/verilator+1
- docs/guide/exe_verilator.rst+23-7
- docs/guide/simulating.rst+4-4
- docs/spelling.txt+1
- include/verilated.cpp+22-36
- include/verilated.h+15-28
- include/verilated.mk.in+8-11
- nodist/log_changes+26-12
- nodist/uvm_pkg_packer+4-1
- src/CMakeLists.txt+1-2
- src/V3Ast.h+1
- src/V3AstNodeExpr.h+3-3
- src/V3Common.cpp+1-1
- src/V3DfgVertices.h+1-8
- src/V3EmitCBase.cpp-15
- src/V3EmitCBase.h+77-26
- src/V3EmitCConstPool.cpp+28-36
- src/V3EmitCFunc.cpp+1-1
- src/V3EmitCFunc.h+4-19
- src/V3EmitCHeaders.cpp+22-18
- src/V3EmitCImp.cpp+238-256
- src/V3EmitCMain.cpp+5-10
- src/V3EmitCModel.cpp+13-33
- src/V3EmitCPch.cpp+34-33
- src/V3EmitCSyms.cpp+343-335
- src/V3File.h-13
- src/V3Options.cpp+1-10
- src/V3Options.h+2-1
- src/V3Param.cpp+10-2
- src/V3SchedTrigger.cpp+1-1
- src/V3Simulate.h+10-10
- src/V3Udp.cpp+1-1
- src/V3Unroll.cpp+9-5
- src/V3UnrollGen.cpp+9-11
- src/V3Width.cpp+1-1
- test_regress/t/t_ccache_report.py+1-1
- test_regress/t/t_class_extern_args_bad.out+3-3
- test_regress/t/t_dfg_break_cycles.v+10
- test_regress/t/t_dpi_var.v+1-1
- test_regress/t/t_flag_csplit.py+2-2
- test_regress/t/t_flag_csplit_groups.py+3-3
- test_regress/t/t_flag_unroll_limit_const.out+9
- test_regress/t/t_flag_unroll_limit_const.py+18
- test_regress/t/t_flag_unroll_limit_const.v+20
- test_regress/t/t_flag_unroll_limit_gen.out+6
- test_regress/t/t_flag_unroll_limit_gen.py+18
- test_regress/t/t_flag_unroll_limit_gen.v+17
- test_regress/t/t_flag_unroll_limit_stmt.out+5
- test_regress/t/t_flag_unroll_limit_stmt.py+18
- test_regress/t/t_flag_unroll_limit_stmt.v+21
- test_regress/t/t_func_const_bad.out+1-1
- test_regress/t/t_interface_param_local_access.py+16
- test_regress/t/t_interface_param_local_access.v+51
- test_regress/t/t_json_only_debugcheck.out+35-34
- test_regress/t/t_randomize_nested_unsup.out+1-1
- test_regress/t/t_randomize_nested_unsup.py
- test_regress/t/t_randomize_nested_unsup.v
- test_regress/t/t_timing_split.py+2-2
- test_regress/t/t_udp_bad_illegal_output.out+1-1
- test_regress/t/t_unroll_pragma.v+3-3
- test_regress/t/t_unroll_pragma_full.py+2-2
- test_regress/t/t_unroll_pragma_none.py+2-2
- test_regress/t/t_uvm_hello_all_v2020_3_1_nodpi.py+26
- test_regress/t/t_vpi_public_depthn_1.out+2
- test_regress/t/t_vpi_public_depthn_2.out+8
- test_regress/t/t_vpi_public_depthn_3.out+9
- test_regress/t/t_xml_debugcheck.out+2-1
- test_regress/t/uvm/uvm_pkg_all_v2017_1_0_nodpi.svh+12
- test_regress/t/uvm/uvm_pkg_all_v2020_3_1_nodpi.svh+46.5k
- verilator-config.cmake.in+10-20
0 commit comments