|
| 1 | +//===----------------------------------------------------------------------===// |
| 2 | +// |
| 3 | +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. |
| 4 | +// See https://llvm.org/LICENSE.txt for license information. |
| 5 | +// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception |
| 6 | +// |
| 7 | +//===----------------------------------------------------------------------===// |
| 8 | + |
| 9 | +#if __CLC_FPSIZE == 32 |
| 10 | + |
| 11 | +_CLC_OVERLOAD _CLC_DEF __CLC_INTN __clc_ilogb(__CLC_GENTYPE x) { |
| 12 | + __CLC_UINTN ux = __CLC_AS_UINTN(x); |
| 13 | + __CLC_UINTN ax = ux & EXSIGNBIT_SP32; |
| 14 | + __CLC_INTN rs = (__CLC_INTN)LOG_MAGIC_NUM_SP32 - |
| 15 | + __CLC_AS_INTN(__clc_clz(ux & MANTBITS_SP32)); |
| 16 | + __CLC_INTN r = __CLC_AS_INTN(ax >> EXPSHIFTBITS_SP32) - EXPBIAS_SP32; |
| 17 | + r = ax < 0x00800000U ? rs : r; |
| 18 | + r = ax == 0 ? FP_ILOGB0 : r; |
| 19 | + |
| 20 | + // We could merge those 2 tests and have: |
| 21 | + // |
| 22 | + // r = ax >= EXPBITS_SP32 ? 0x7fffffff : r |
| 23 | + // |
| 24 | + // since FP_ILOGBNAN is set to INT_MAX, but it's clearer this way and |
| 25 | + // FP_ILOGBNAN can change without requiring changes to __clc_ilogb() code. |
| 26 | + r = ax > EXPBITS_SP32 ? FP_ILOGBNAN : r; |
| 27 | + r = ax == EXPBITS_SP32 ? 0x7fffffff : r; |
| 28 | + return r; |
| 29 | +} |
| 30 | + |
| 31 | +#endif |
| 32 | + |
| 33 | +#if __CLC_FPSIZE == 64 |
| 34 | + |
| 35 | +_CLC_OVERLOAD _CLC_DEF __CLC_INTN __clc_ilogb(__CLC_GENTYPE x) { |
| 36 | + __CLC_ULONGN ux = __CLC_AS_ULONGN(x); |
| 37 | + __CLC_ULONGN ax = ux & ~SIGNBIT_DP64; |
| 38 | + __CLC_INTN rs = (__CLC_INTN)LOG_MAGIC_NUM_DP64 - |
| 39 | + __CLC_CONVERT_INTN(__clc_clz(ax & MANTBITS_DP64)); |
| 40 | + __CLC_INTN r = __CLC_CONVERT_INTN(ax >> EXPSHIFTBITS_DP64) - EXPBIAS_DP64; |
| 41 | + r = __CLC_CONVERT_INTN(ax < 0x0010000000000000UL) ? rs : r; |
| 42 | + r = __CLC_CONVERT_INTN(ax == 0UL) ? (__CLC_INTN)FP_ILOGB0 : r; |
| 43 | + |
| 44 | + // We could merge those 2 tests and have: |
| 45 | + // |
| 46 | + // r = ax >= 0x7ff0000000000000UL ? 0x7fffffff : r |
| 47 | + // |
| 48 | + // since FP_ILOGBNAN is set to INT_MAX, but it's clearer this way and |
| 49 | + // FP_ILOGBNAN can change without requiring changes to __clc_ilogb() code. |
| 50 | + r = __CLC_CONVERT_INTN(ax > 0x7ff0000000000000UL) ? FP_ILOGBNAN : r; |
| 51 | + r = __CLC_CONVERT_INTN(ax == 0x7ff0000000000000UL) ? 0x7fffffff : r; |
| 52 | + return r; |
| 53 | +} |
| 54 | + |
| 55 | +#endif |
| 56 | + |
| 57 | +#if __CLC_FPSIZE == 16 |
| 58 | + |
| 59 | +_CLC_OVERLOAD _CLC_DEF __CLC_INTN __clc_ilogb(__CLC_GENTYPE x) { |
| 60 | + __CLC_USHORTN ux = __CLC_AS_USHORTN(x); |
| 61 | + __CLC_USHORTN ax = ux & (__CLC_USHORTN)EXSIGNBIT_FP16; |
| 62 | + __CLC_USHORTN mantx = ux & (__CLC_USHORTN)MANTBITS_FP16; |
| 63 | + __CLC_INTN rs = |
| 64 | + (__CLC_INTN)LOG_MAGIC_NUM_FP16 - __CLC_CONVERT_INTN(__clc_clz(mantx)); |
| 65 | + __CLC_INTN r = |
| 66 | + __CLC_CONVERT_INTN(ax >> (__CLC_USHORTN)EXPSHIFTBITS_FP16) - EXPBIAS_FP16; |
| 67 | + r = __CLC_CONVERT_INTN(ax < (__CLC_USHORTN)0x0400U) ? rs : r; |
| 68 | + r = __CLC_CONVERT_INTN(ax == (__CLC_USHORTN)0) ? (__CLC_INTN)FP_ILOGB0 : r; |
| 69 | + |
| 70 | + // We could merge those 2 tests and have: |
| 71 | + // |
| 72 | + // r = ax >= EXPBITS_FP16 ? 0x7fffffff : r |
| 73 | + // |
| 74 | + // since FP_ILOGBNAN is set to INT_MAX, but it's clearer this way and |
| 75 | + // FP_ILOGBNAN can change without requiring changes to __clc_ilogb() code. |
| 76 | + r = __CLC_CONVERT_INTN(ax > (__CLC_USHORTN)EXPBITS_FP16) ? FP_ILOGBNAN : r; |
| 77 | + r = __CLC_CONVERT_INTN(ax == (__CLC_USHORTN)EXPBITS_FP16) ? 0x7fffffff : r; |
| 78 | + return r; |
| 79 | +} |
| 80 | + |
| 81 | +#endif |
0 commit comments