Skip to content

Commit 405ac36

Browse files
toppercaokblast
authored andcommitted
[RISCV] Remove untested Zvfbfmin isel patterns (llvm#164111)
These were added with the Zvfbfa instrinsics but aren't tested. We should probably have these patterns but they should be applicable to Zvfbfmin and Zvbfa and would need to be tested.
1 parent fecbc9d commit 405ac36

File tree

1 file changed

+0
-37
lines changed

1 file changed

+0
-37
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoZvfbf.td

Lines changed: 0 additions & 37 deletions
Original file line numberDiff line numberDiff line change
@@ -438,43 +438,6 @@ let Predicates = [HasStdExtZvfbfmin] in {
438438
FRM_DYN,
439439
fvti.AVL, fvti.Log2SEW, TA_MA)>;
440440
}
441-
442-
foreach fvti = AllBF16Vectors in {
443-
defvar ivti = GetIntVTypeInfo<fvti>.Vti;
444-
445-
def : Pat<(fvti.Vector (vselect (fvti.Mask VMV0:$vm),
446-
(SplatFPOp (SelectScalarFPAsInt (XLenVT GPR:$imm))),
447-
fvti.RegClass:$rs2)),
448-
(!cast<Instruction>("PseudoVMERGE_VXM_"#fvti.LMul.MX)
449-
(fvti.Vector (IMPLICIT_DEF)),
450-
fvti.RegClass:$rs2, GPR:$imm, (fvti.Mask VMV0:$vm), fvti.AVL, fvti.Log2SEW)>;
451-
452-
def : Pat<(fvti.Vector (vselect (fvti.Mask VMV0:$vm),
453-
(SplatFPOp (fvti.Scalar fpimm0)),
454-
fvti.RegClass:$rs2)),
455-
(!cast<Instruction>("PseudoVMERGE_VIM_"#fvti.LMul.MX)
456-
(fvti.Vector (IMPLICIT_DEF)),
457-
fvti.RegClass:$rs2, 0, (fvti.Mask VMV0:$vm), fvti.AVL, fvti.Log2SEW)>;
458-
459-
def : Pat<(fvti.Vector (riscv_vmerge_vl (fvti.Mask VMV0:$vm),
460-
(SplatFPOp (SelectScalarFPAsInt (XLenVT GPR:$imm))),
461-
fvti.RegClass:$rs2,
462-
fvti.RegClass:$passthru,
463-
VLOpFrag)),
464-
(!cast<Instruction>("PseudoVMERGE_VXM_"#fvti.LMul.MX)
465-
fvti.RegClass:$passthru, fvti.RegClass:$rs2, GPR:$imm, (fvti.Mask VMV0:$vm),
466-
GPR:$vl, fvti.Log2SEW)>;
467-
468-
469-
def : Pat<(fvti.Vector (riscv_vmerge_vl (fvti.Mask VMV0:$vm),
470-
(SplatFPOp (fvti.Scalar fpimm0)),
471-
fvti.RegClass:$rs2,
472-
fvti.RegClass:$passthru,
473-
VLOpFrag)),
474-
(!cast<Instruction>("PseudoVMERGE_VIM_"#fvti.LMul.MX)
475-
fvti.RegClass:$passthru, fvti.RegClass:$rs2, 0, (fvti.Mask VMV0:$vm),
476-
GPR:$vl, fvti.Log2SEW)>;
477-
}
478441
}
479442

480443
let Predicates = [HasStdExtZvfbfwma] in {

0 commit comments

Comments
 (0)