We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9b4a8d1 commit 012bc4cCopy full SHA for 012bc4c
src/pcpu.rs
@@ -26,7 +26,7 @@ impl Aarch64PerCpu {
26
pub fn hardware_enable(&mut self) {
27
// Set current `VBAR_EL2` to `exception_vector_base_vcpu`
28
// defined in this crate.
29
- VBAR_EL2.set(exception_vector_base_vcpu as usize as _);
+ VBAR_EL2.set(exception_vector_base_vcpu as *const () as usize as _);
30
31
HCR_EL2.modify(
32
HCR_EL2::VM::Enable + HCR_EL2::RW::EL1IsAarch64 + HCR_EL2::TSC::EnableTrapEl1SmcToEl2,
0 commit comments