Skip to content

Commit 08f1455

Browse files
committed
Reduce logs to boot VM properly
1 parent 994f68c commit 08f1455

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

src/vcpu.rs

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -307,7 +307,7 @@ impl<H: AxVCpuHal> Aarch64VCpu<H> {
307307
const SYSREG_ICC_SGI1R_EL1: SysRegAddr = SysRegAddr::new(0x3A_3016); // ICC_SGI1R_EL1
308308
match result {
309309
Ok(AxVCpuExitReason::SysRegWrite { addr, value }) if addr == SYSREG_ICC_SGI1R_EL1 => {
310-
debug!("arm_vcpu ICC_SGI1R_EL1 write: {:#x}", value);
310+
trace!("arm_vcpu ICC_SGI1R_EL1 write: {:#x}", value);
311311

312312
// TODO: support RangeSelector
313313

@@ -316,7 +316,7 @@ impl<H: AxVCpuHal> Aarch64VCpu<H> {
316316

317317
// IRM == 1 => send to all except self
318318
if irm {
319-
debug!("arm_vcpu ICC_SGI1R_EL1 write: irm == 1, send to all except self");
319+
trace!("arm_vcpu ICC_SGI1R_EL1 write: irm == 1, send to all except self");
320320

321321
return Ok(AxVCpuExitReason::SendIPI {
322322
target_cpu: 0,
@@ -332,7 +332,7 @@ impl<H: AxVCpuHal> Aarch64VCpu<H> {
332332
let aff1 = (value >> 16) & 0xff;
333333
let target_list = (value & 0xffff);
334334

335-
debug!(
335+
trace!(
336336
"arm_vcpu ICC_SGI1R_EL1 write: aff3:{:#x} aff2:{:#x} aff1:{:#x} intid:{:#x} target_list:{:#x}",
337337
aff3, aff2, aff1, intid, target_list
338338
);

0 commit comments

Comments
 (0)