Skip to content

Commit 88da370

Browse files
committed
fmt code
1 parent b7ac836 commit 88da370

File tree

3 files changed

+14
-7
lines changed

3 files changed

+14
-7
lines changed

CHANGELOG.md

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
## 0.1.1
2+
3+
- Support the new 4-level-ept feature. By default, level 3 ept is used. After enabling this feature, level 4 ept is used.
4+
5+
## 0.1.0
6+
7+
- Initial release.

Cargo.toml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -29,7 +29,7 @@ tock-registers = "0.9"
2929
axerrno = "0.1.0"
3030
percpu = {version = "0.2.0", features = ["arm-el2"]}
3131

32-
axaddrspace = "0.1.0"
32+
axaddrspace = "0.1"
3333
axdevice_base = "0.1.0"
3434
axvcpu = "0.1.0"
3535
axvisor_api = "0.1.0"

src/vcpu.rs

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -207,12 +207,12 @@ impl<H: AxVCpuHal> Aarch64VCpu<H> {
207207
);
208208
}
209209
self.guest_system_regs.vtcr_el2 = (VTCR_EL2::PS::PA_48B_256TB
210-
+ VTCR_EL2::TG0::Granule4KB
211-
+ VTCR_EL2::SH0::Inner
212-
+ VTCR_EL2::ORGN0::NormalWBRAWA
213-
+ VTCR_EL2::IRGN0::NormalWBRAWA
214-
+ VTCR_EL2::SL0.val(0b10) // 0b10 means start at level 0
215-
+ VTCR_EL2::T0SZ.val(64 - 48))
210+
+ VTCR_EL2::TG0::Granule4KB
211+
+ VTCR_EL2::SH0::Inner
212+
+ VTCR_EL2::ORGN0::NormalWBRAWA
213+
+ VTCR_EL2::IRGN0::NormalWBRAWA
214+
+ VTCR_EL2::SL0.val(0b10) // 0b10 means start at level 0
215+
+ VTCR_EL2::T0SZ.val(64 - 48))
216216
.into();
217217
}
218218

0 commit comments

Comments
 (0)