Skip to content

Commit 98ef65d

Browse files
ZCShouZCShou
authored
Merge pull request #255 from YanLien/next
feat(plc): add tac_e400 profile on smp1
2 parents 912c647 + 16458c1 commit 98ef65d

File tree

4 files changed

+1642
-0
lines changed

4 files changed

+1642
-0
lines changed

‎configs/vms/arceos-aarch64-tac_e400-smp1.dts‎

Lines changed: 155 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,155 @@
1+
/dts-v1/;
2+
3+
/memreserve/ 0x0000000080000000 0x0000000000010000;
4+
/ {
5+
compatible = "phytium,pe2204";
6+
interrupt-parent = <0x01>;
7+
#address-cells = <0x02>;
8+
#size-cells = <0x02>;
9+
model = "Phytium Pi Board";
10+
11+
// memory@01 {
12+
// device_type = "memory";
13+
// reg = <0x20 0x00 0x00 0x80000000>;
14+
// numa-node-id = <0x00>;
15+
// };
16+
17+
aliases {
18+
serial1 = "/soc/uart@2800d000";
19+
};
20+
21+
psci {
22+
compatible = "arm,psci-1.0";
23+
method = "smc";
24+
cpu_suspend = <0xc4000001>;
25+
cpu_off = <0x84000002>;
26+
cpu_on = <0xc4000003>;
27+
sys_poweroff = <0x84000008>;
28+
sys_reset = <0x84000009>;
29+
};
30+
31+
cpus {
32+
#address-cells = <0x02>;
33+
#size-cells = <0x00>;
34+
35+
cpu-map {
36+
37+
// cluster0 {
38+
39+
// core0 {
40+
// cpu = <0x05>;
41+
// };
42+
// };
43+
44+
// cluster1 {
45+
46+
// core0 {
47+
// cpu = <0x06>;
48+
// };
49+
// };
50+
51+
cluster2 {
52+
53+
core0 {
54+
cpu = <0x07>;
55+
};
56+
57+
// core1 {
58+
// cpu = <0x08>;
59+
// };
60+
};
61+
};
62+
63+
cpu@0 {
64+
device_type = "cpu";
65+
compatible = "phytium,ftc310\0arm,armv8";
66+
reg = <0x00 0x200>;
67+
enable-method = "psci";
68+
clocks = <0x09 0x02>;
69+
capacity-dmips-mhz = <0xb22>;
70+
phandle = <0x07>;
71+
};
72+
73+
// cpu@1 {
74+
// device_type = "cpu";
75+
// compatible = "phytium,ftc310\0arm,armv8";
76+
// reg = <0x00 0x201>;
77+
// enable-method = "psci";
78+
// clocks = <0x09 0x02>;
79+
// capacity-dmips-mhz = <0xb22>;
80+
// phandle = <0x08>;
81+
// };
82+
83+
// cpu@100 {
84+
// device_type = "cpu";
85+
// compatible = "phytium,ftc664\0arm,armv8";
86+
// reg = <0x00 0x00>;
87+
// enable-method = "psci";
88+
// clocks = <0x09 0x00>;
89+
// capacity-dmips-mhz = <0x161c>;
90+
// phandle = <0x05>;
91+
// };
92+
93+
// cpu@101 {
94+
// device_type = "cpu";
95+
// compatible = "phytium,ftc664\0arm,armv8";
96+
// reg = <0x00 0x100>;
97+
// enable-method = "psci";
98+
// clocks = <0x09 0x01>;
99+
// capacity-dmips-mhz = <0x161c>;
100+
// phandle = <0x06>;
101+
// };
102+
};
103+
104+
interrupt-controller@30800000 {
105+
compatible = "arm,gic-v3";
106+
#interrupt-cells = <0x03>;
107+
#address-cells = <0x02>;
108+
#size-cells = <0x02>;
109+
ranges;
110+
interrupt-controller;
111+
reg = <0x00 0x30800000 0x00 0x20000 0x00 0x30880000 0x00 0x80000 0x00 0x30840000 0x00 0x10000 0x00 0x30850000 0x00 0x10000 0x00 0x30860000 0x00 0x10000>;
112+
interrupts = <0x01 0x09 0x08>;
113+
phandle = <0x01>;
114+
115+
gic-its@30820000 {
116+
compatible = "arm,gic-v3-its";
117+
msi-controller;
118+
reg = <0x00 0x30820000 0x00 0x20000>;
119+
phandle = <0x0f>;
120+
};
121+
};
122+
123+
timer {
124+
compatible = "arm,armv8-timer";
125+
interrupts = <0x01 0x0d 0x08 0x01 0x0e 0x08 0x01 0x0b 0x08 0x01 0x0a 0x08>;
126+
clock-frequency = <0x2faf080>;
127+
};
128+
129+
soc {
130+
compatible = "simple-bus";
131+
#address-cells = <0x02>;
132+
#size-cells = <0x02>;
133+
dma-coherent;
134+
ranges;
135+
136+
uart@2800d000 {
137+
compatible = "arm,pl011\0arm,primecell";
138+
reg = <0x00 0x2800d000 0x00 0x1000>;
139+
interrupts = <0x00 0x54 0x04>;
140+
clocks = <0x0c 0x0c>;
141+
clock-names = "uartclk\0apb_pclk";
142+
status = "okay";
143+
};
144+
};
145+
146+
chosen {
147+
bootargs = "console=ttyAMA1,115200 earlycon=pl011,0x2800d000 root=/dev/sda2 rootfstype=ext4 rootwait rw cma=256m ;";
148+
stdout-path = "serial1:115200n8";
149+
};
150+
151+
memory@00 {
152+
device_type = "memory";
153+
reg = <0x20 0x20000000 0x00 0x20000000>;
154+
};
155+
};

‎configs/vms/arceos-aarch64-tac_e400-smp1.toml‎

Lines changed: 71 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,71 @@
1+
# Vm base info configs
2+
#
3+
[base]
4+
# Guest vm id.
5+
id = 2
6+
# Guest vm name.
7+
name = "arceos"
8+
# Virtualization type.
9+
vm_type = 1
10+
# The number of virtual CPUs.
11+
cpu_num = 1
12+
# The physical CPU ids.
13+
phys_cpu_ids = [0x200]
14+
# Guest vm physical cpu sets.
15+
phys_cpu_sets = [1]
16+
17+
#
18+
# Vm kernel configs
19+
#
20+
[kernel]
21+
# The entry point of the kernel image.
22+
entry_point = 0x20_2008_0000
23+
# The location of image: "memory" | "fs".
24+
# Load from file system.
25+
image_location = "memory"
26+
# The load address of the kernel image.
27+
kernel_load_addr = 0x20_2008_0000
28+
## The file path of the kernel image.
29+
kernel_path = "/path/to/arceos_aarch64-dyn_smp1.bin"
30+
## The file path of the device tree blob (DTB).
31+
dtb_load_addr = 0x20_2000_0000
32+
dtb_path = "/path/to/arceos-aarch64-tac_e400-smp1.dtb"
33+
# Memory regions with format (`base_paddr`, `size`, `flags`, `map_type`).
34+
# For `map_type`, 0 means `MAP_ALLOC`, 1 means `MAP_IDENTICAL`.
35+
memory_regions = [
36+
[0x20_2000_0000, 0x2000_0000, 0x7, 1], # System RAM MAP_IDENTICAL
37+
]
38+
39+
#
40+
# Device specifications
41+
#
42+
[devices]
43+
# Emu_devices.
44+
# Name Base-Ipa Ipa_len Alloc-Irq Emu-Type EmuConfig.
45+
emu_devices = []
46+
47+
# Pass-through devices.
48+
# Name Base-Ipa Base-Pa Length Alloc-Irq.
49+
passthrough_devices = [
50+
[
51+
"UART1",
52+
0x2800_d000,
53+
0x2800_d000,
54+
0x1000,
55+
0x1,
56+
],
57+
[
58+
"gic-v3",
59+
0x3080_0000,
60+
0x3080_0000,
61+
0x10000,
62+
0x1,
63+
],
64+
[
65+
"gic-v3-its",
66+
0x3082_0000,
67+
0x3082_0000,
68+
0x100000,
69+
0x1,
70+
],
71+
]

0 commit comments

Comments
 (0)