We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent ac9d944 commit e2a8c10Copy full SHA for e2a8c10
llvm/test/MC/RISCV/rvy/rvy-cap-mode-invalid.s
@@ -0,0 +1,15 @@
1
+# RUN: not llvm-mc --triple riscv32 --mattr=+experimental-y,+cap-mode <%s 2>&1 \
2
+# RUN: | FileCheck %s --check-prefixes=CHECK,CHECK-32 '--implicit-check-not=error:'
3
+# RUN: not llvm-mc --triple riscv64 --mattr=+experimental-y,+cap-mode <%s 2>&1 \
4
+# RUN: | FileCheck %s --check-prefixes=CHECK,CHECK-64 '--implicit-check-not=error:'
5
+
6
+# TODO: support expanding these pseudos
7
+lw a0, sym
8
+ld a0, sym
9
+# CHECK-32: [[#@LINE-1]]:1: error: instruction requires the following: 'Zilsd' (Load/Store pair instructions)
10
+ly a0, sym
11
+# CHECK: [[#@LINE-1]]:8: error: operand must be a symbol with %lo/%pcrel_lo/%tprel_lo specifier or an integer in the range [-2048, 2047]
12
13
+.data
14
+sym:
15
+.4byte 0
0 commit comments