File tree Expand file tree Collapse file tree 8 files changed +25
-6
lines changed
llvm/utils/gn/secondary/llvm/lib/Target Expand file tree Collapse file tree 8 files changed +25
-6
lines changed Original file line number Diff line number Diff line change @@ -4,7 +4,8 @@ tablegen("AArch64GenDisassemblerTables") {
44 visibility = [ " :Disassembler" ]
55 args = [
66 " -gen-disassembler" ,
7- " --large-decoder-table" ,
7+ " -ignore-non-decodable-operands" ,
8+ " -ignore-fully-defined-operands" ,
89 ]
910 td_file = " ../AArch64.td"
1011}
Original file line number Diff line number Diff line change @@ -5,6 +5,8 @@ tablegen("AMDGPUGenDisassemblerTables") {
55 args = [
66 " -gen-disassembler" ,
77 " -specialize-decoders-per-bitwidth" ,
8+ " -ignore-non-decodable-operands" ,
9+ " -ignore-fully-defined-operands" ,
810 ]
911 td_file = " ../AMDGPU.td"
1012}
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
22
33tablegen (" ARMGenDisassemblerTables" ) {
44 visibility = [ " :Disassembler" ]
5- args = [ " -gen-disassembler" ]
5+ args = [
6+ " -gen-disassembler" ,
7+ " -ignore-non-decodable-operands" ,
8+ ]
69 td_file = " ../ARM.td"
710}
811
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
22
33tablegen (" AVRGenDisassemblerTables" ) {
44 visibility = [ " :Disassembler" ]
5- args = [ " -gen-disassembler" ]
5+ args = [
6+ " -gen-disassembler" ,
7+ " -ignore-non-decodable-operands" ,
8+ ]
69 td_file = " ../AVR.td"
710}
811
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
22
33tablegen (" BPFGenDisassemblerTables" ) {
44 visibility = [ " :Disassembler" ]
5- args = [ " -gen-disassembler" ]
5+ args = [
6+ " -gen-disassembler" ,
7+ " -ignore-non-decodable-operands" ,
8+ ]
69 td_file = " ../BPF.td"
710}
811
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
22
33tablegen (" HexagonGenDisassemblerTables" ) {
44 visibility = [ " :Disassembler" ]
5- args = [ " -gen-disassembler" ]
5+ args = [
6+ " -gen-disassembler" ,
7+ " -ignore-non-decodable-operands" ,
8+ ]
69 td_file = " ../Hexagon.td"
710}
811
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
22
33tablegen (" MipsGenDisassemblerTables" ) {
44 visibility = [ " :Disassembler" ]
5- args = [ " -gen-disassembler" ]
5+ args = [
6+ " -gen-disassembler" ,
7+ " -ignore-non-decodable-operands" ,
8+ ]
69 td_file = " ../Mips.td"
710}
811
Original file line number Diff line number Diff line change @@ -5,6 +5,7 @@ tablegen("RISCVGenDisassemblerTables") {
55 args = [
66 " -gen-disassembler" ,
77 " -specialize-decoders-per-bitwidth" ,
8+ " -ignore-non-decodable-operands" ,
89 ]
910 td_file = " ../RISCV.td"
1011}
You can’t perform that action at this time.
0 commit comments