We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents cee37c9 + 67588d3 commit 313c7cdCopy full SHA for 313c7cd
llvm/utils/gn/secondary/llvm/lib/Target/RISCV/BUILD.gn
@@ -140,6 +140,7 @@ static_library("LLVMRISCVCodeGen") {
140
"RISCVInsertVSETVLI.cpp",
141
"RISCVInsertWriteVXRM.cpp",
142
"RISCVInstrInfo.cpp",
143
+ "RISCVInterleavedAccess.cpp",
144
"RISCVLandingPadSetup.cpp",
145
"RISCVLateBranchOpt.cpp",
146
"RISCVLoadStoreOptimizer.cpp",
0 commit comments