We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents ad27897 + b159631 commit a4bfc4fCopy full SHA for a4bfc4f
llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
@@ -1595,7 +1595,7 @@ constexpr bool isSISrcOperand(const MCOperandInfo &OpInfo) {
1595
OpInfo.OperandType <= AMDGPU::OPERAND_SRC_LAST;
1596
}
1597
1598
-constexpr bool isSISrcOperand(const MCInstrDesc &Desc, unsigned OpNo) {
+inline bool isSISrcOperand(const MCInstrDesc &Desc, unsigned OpNo) {
1599
return isSISrcOperand(Desc.operands()[OpNo]);
1600
1601
0 commit comments