Skip to content

Commit ac95e3a

Browse files
mshockwavegithub-actions[bot]
authored andcommitted
Automerge: [Exegesis][RISCV] Only check if vd and vs2 are alias in rvv/reduction.test
This test was designed to check if we alias between vd and vs2. While we make sure there is no alias relationship between vd and vs1 in the snippet generator, there is nothing preventing the randomizer to assign the same register between vs1 and vs2. Which makes this test pretty unstable. However, we really only care if vd and vs2 are alias, so instead of going an extra mile to check whether vd and vs1 are NOT alias, which is actually irrelevant, we should just focusing on checking if vd and vs2 are alias.
2 parents 65efae6 + b2cc28c commit ac95e3a

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed
Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
# RUN: llvm-exegesis -mtriple=riscv64 -mcpu=sifive-p670 -benchmark-phase=assemble-measured-code --mode=latency --opcode-name=PseudoVWREDSUMU_VS_M8_E32 --min-instructions=100 | \
22
# RUN: FileCheck %s
33

4-
# Make sure reduction ops don't have alias between vd and vs1
4+
# Make sure reduction ops alias between vd and vs2
55
# CHECK: instructions:
66
# CHECK-NEXT: PseudoVWREDSUMU_VS_M8_E32
7-
# CHECK-NOT: V[[REG:[0-9]+]] V[[REG]] V{{[0-9]+}}M8 V[[REG]]
7+
# CHECK-SAME: V[[REG:[0-9]+]] V[[REG]] V{{[0-9]+}}M8

0 commit comments

Comments
 (0)