@@ -71,8 +71,7 @@ MCFixupKindInfo RISCVAsmBackend::getFixupKindInfo(MCFixupKind Kind) const {
7171 {" fixup_riscv_lo12_i" , 20 , 12 , 0 },
7272 {" fixup_riscv_12_i" , 20 , 12 , 0 },
7373 {" fixup_riscv_lo12_s" , 0 , 32 , 0 },
74- {" fixup_riscv_pcrel_hi20" , 12 , 20 ,
75- MCFixupKindInfo::FKF_IsPCRel | MCFixupKindInfo::FKF_IsTarget},
74+ {" fixup_riscv_pcrel_hi20" , 12 , 20 , MCFixupKindInfo::FKF_IsPCRel},
7675 {" fixup_riscv_pcrel_lo12_i" , 20 , 12 ,
7776 MCFixupKindInfo::FKF_IsPCRel | MCFixupKindInfo::FKF_IsTarget},
7877 {" fixup_riscv_pcrel_lo12_s" , 0 , 32 ,
@@ -580,11 +579,6 @@ bool RISCVAsmBackend::evaluateTargetFixup(
580579 switch (Fixup.getTargetKind ()) {
581580 default :
582581 llvm_unreachable (" Unexpected fixup kind!" );
583- case RISCV::fixup_riscv_pcrel_hi20:
584- AUIPCFixup = &Fixup;
585- AUIPCDF = DF;
586- AUIPCTarget = Target;
587- break ;
588582 case RISCV::fixup_riscv_pcrel_lo12_i:
589583 case RISCV::fixup_riscv_pcrel_lo12_s: {
590584 AUIPCFixup = cast<RISCVMCExpr>(Fixup.getValue ())->getPCRelHiFixup (&AUIPCDF);
0 commit comments