@@ -4223,7 +4223,6 @@ static SDValue lowerADDSUBO_CARRY(SDValue Op, SelectionDAG &DAG,
4223
4223
SDValue OpCarryIn = valueToCarryFlag(Op.getOperand(2), DAG, InvertCarry);
4224
4224
4225
4225
SDLoc DL(Op);
4226
- SDVTList VTs = DAG.getVTList(VT0, VT1);
4227
4226
4228
4227
SDValue Sum = DAG.getNode(Opcode, DL, DAG.getVTList(VT0, FlagsVT), OpLHS,
4229
4228
OpRHS, OpCarryIn);
@@ -4232,7 +4231,7 @@ static SDValue lowerADDSUBO_CARRY(SDValue Op, SelectionDAG &DAG,
4232
4231
IsSigned ? overflowFlagToValue(Sum.getValue(1), VT1, DAG)
4233
4232
: carryFlagToValue(Sum.getValue(1), VT1, DAG, InvertCarry);
4234
4233
4235
- return DAG.getNode(ISD::MERGE_VALUES, DL, VTs, Sum, OutFlag);
4234
+ return DAG.getMergeValues({ Sum, OutFlag}, DL );
4236
4235
}
4237
4236
4238
4237
static SDValue LowerXALUO(SDValue Op, SelectionDAG &DAG) {
@@ -4257,8 +4256,7 @@ static SDValue LowerXALUO(SDValue Op, SelectionDAG &DAG) {
4257
4256
Overflow =
4258
4257
DAG.getNode(AArch64ISD::CSEL, DL, MVT::i32, FVal, TVal, CCVal, Overflow);
4259
4258
4260
- SDVTList VTs = DAG.getVTList(Op.getValueType(), MVT::i32);
4261
- return DAG.getNode(ISD::MERGE_VALUES, DL, VTs, Value, Overflow);
4259
+ return DAG.getMergeValues({Value, Overflow}, DL);
4262
4260
}
4263
4261
4264
4262
// Prefetch operands are:
0 commit comments