Skip to content

Commit dd9c5ea

Browse files
arsenmgithub-actions[bot]
authored andcommitted
Automerge: AMDGPU: Constrain regclass when replacing SGPRs with VGPRs (#159369)
2 parents b394aae + d57aa48 commit dd9c5ea

File tree

1 file changed

+4
-1
lines changed

1 file changed

+4
-1
lines changed

llvm/lib/Target/AMDGPU/SIInstrInfo.cpp

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -8993,7 +8993,10 @@ void SIInstrInfo::addUsersToMoveToVALUWorklist(
89938993
break;
89948994
}
89958995

8996-
if (!RI.hasVectorRegisters(getOpRegClass(UseMI, OpNo)))
8996+
const TargetRegisterClass *OpRC = getOpRegClass(UseMI, OpNo);
8997+
MRI.constrainRegClass(DstReg, OpRC);
8998+
8999+
if (!RI.hasVectorRegisters(OpRC))
89979000
Worklist.insert(&UseMI);
89989001
else
89999002
// Legalization could change user list.

0 commit comments

Comments
 (0)