Skip to content

Commit 29cde86

Browse files
rampitecrampitec
authored
[AMDGPU] Removed extra blank lines from tests. NFC. (llvm#152612)
1 parent 6a32e22 commit 29cde86

File tree

4 files changed

+0
-42
lines changed

4 files changed

+0
-42
lines changed

‎llvm/test/CodeGen/AMDGPU/bf16-math.ll

Lines changed: 0 additions & 21 deletions
Original file line numberDiff line numberDiff line change
@@ -370,9 +370,6 @@ define amdgpu_ps bfloat @test_clamp_bf16_folding(bfloat %src) {
370370
; GCN: ; %bb.0:
371371
; GCN-NEXT: v_exp_bf16_e64 v0, v0 clamp
372372
; GCN-NEXT: ; return to shader part epilog
373-
374-
375-
376373
%exp = call bfloat @llvm.exp2.bf16(bfloat %src)
377374
%max = call bfloat @llvm.maxnum.bf16(bfloat %exp, bfloat 0.0)
378375
%clamp = call bfloat @llvm.minnum.bf16(bfloat %max, bfloat 1.0)
@@ -384,9 +381,6 @@ define amdgpu_ps float @test_clamp_v2bf16_folding(<2 x bfloat> %src0, <2 x bfloa
384381
; GCN: ; %bb.0:
385382
; GCN-NEXT: v_pk_mul_bf16 v0, v0, v1 clamp
386383
; GCN-NEXT: ; return to shader part epilog
387-
388-
389-
390384
%mul = fmul <2 x bfloat> %src0, %src1
391385
%max = call <2 x bfloat> @llvm.maxnum.v2bf16(<2 x bfloat> %mul, <2 x bfloat> <bfloat 0.0, bfloat 0.0>)
392386
%clamp = call <2 x bfloat> @llvm.minnum.v2bf16(<2 x bfloat> %max, <2 x bfloat> <bfloat 1.0, bfloat 1.0>)
@@ -400,9 +394,6 @@ define amdgpu_ps void @v_test_mul_add_v2bf16_vvv(ptr addrspace(1) %out, <2 x bfl
400394
; GCN-NEXT: v_pk_fma_bf16 v2, v2, v3, v4
401395
; GCN-NEXT: global_store_b32 v[0:1], v2, off
402396
; GCN-NEXT: s_endpgm
403-
404-
405-
406397
%mul = fmul contract <2 x bfloat> %a, %b
407398
%add = fadd contract <2 x bfloat> %mul, %c
408399
store <2 x bfloat> %add, ptr addrspace(1) %out
@@ -415,9 +406,6 @@ define amdgpu_ps void @v_test_mul_add_v2bf16_vss(ptr addrspace(1) %out, <2 x bfl
415406
; GCN-NEXT: v_pk_fma_bf16 v2, v2, s0, s1
416407
; GCN-NEXT: global_store_b32 v[0:1], v2, off
417408
; GCN-NEXT: s_endpgm
418-
419-
420-
421409
%mul = fmul contract <2 x bfloat> %a, %b
422410
%add = fadd contract <2 x bfloat> %mul, %c
423411
store <2 x bfloat> %add, ptr addrspace(1) %out
@@ -432,9 +420,6 @@ define amdgpu_ps void @v_test_mul_add_v2bf16_sss(ptr addrspace(1) %out, <2 x bfl
432420
; GCN-NEXT: v_pk_fma_bf16 v2, s0, s1, v2
433421
; GCN-NEXT: global_store_b32 v[0:1], v2, off
434422
; GCN-NEXT: s_endpgm
435-
436-
437-
438423
%mul = fmul contract <2 x bfloat> %a, %b
439424
%add = fadd contract <2 x bfloat> %mul, %c
440425
store <2 x bfloat> %add, ptr addrspace(1) %out
@@ -447,9 +432,6 @@ define amdgpu_ps void @v_test_mul_add_v2bf16_vsc(ptr addrspace(1) %out, <2 x bfl
447432
; GCN-NEXT: v_pk_fma_bf16 v2, v2, s0, 0.5 op_sel_hi:[1,1,0]
448433
; GCN-NEXT: global_store_b32 v[0:1], v2, off
449434
; GCN-NEXT: s_endpgm
450-
451-
452-
453435
%mul = fmul contract <2 x bfloat> %a, %b
454436
%add = fadd contract <2 x bfloat> %mul, <bfloat 0.5, bfloat 0.5>
455437
store <2 x bfloat> %add, ptr addrspace(1) %out
@@ -464,9 +446,6 @@ define amdgpu_ps void @v_test_mul_add_v2bf16_vll(ptr addrspace(1) %out, <2 x bfl
464446
; GCN-NEXT: v_pk_fma_bf16 v2, 0x42c83f80, v2, s0
465447
; GCN-NEXT: global_store_b32 v[0:1], v2, off
466448
; GCN-NEXT: s_endpgm
467-
468-
469-
470449
%mul = fmul contract <2 x bfloat> %a, <bfloat 1.0, bfloat 100.0>
471450
%add = fadd contract <2 x bfloat> %mul, <bfloat 2.0, bfloat 200.0>
472451
store <2 x bfloat> %add, ptr addrspace(1) %out

‎llvm/test/CodeGen/AMDGPU/bf16.ll

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -24671,7 +24671,6 @@ define <32 x bfloat> @v_minnum_v32bf16(<32 x bfloat> %a, <32 x bfloat> %b) {
2467124671
ret <32 x bfloat> %op
2467224672
}
2467324673

24674-
2467524674
declare bfloat @llvm.maxnum.bf16(bfloat, bfloat)
2467624675
declare <2 x bfloat> @llvm.maxnum.v2bf16(<2 x bfloat>, <2 x bfloat>)
2467724676
declare <3 x bfloat> @llvm.maxnum.v3bf16(<3 x bfloat>, <3 x bfloat>)
@@ -29673,7 +29672,6 @@ define { bfloat, i16 } @v_frexp_bf16_i16(bfloat %a) {
2967329672
ret { bfloat, i16 } %op
2967429673
}
2967529674

29676-
2967729675
declare bfloat @llvm.log.bf16(bfloat)
2967829676
declare bfloat @llvm.log2.bf16(bfloat)
2967929677
declare bfloat @llvm.log10.bf16(bfloat)

‎llvm/test/CodeGen/AMDGPU/mad-mix-bf16.ll

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -199,7 +199,6 @@ define float @v_mad_mix_f32_bf16lo_bf16lo_negabsf32(bfloat %src0, bfloat %src1,
199199
ret float %result
200200
}
201201

202-
203202
define float @v_mad_mix_f32_bf16lo_bf16lo_f32imm1(bfloat %src0, bfloat %src1) #0 {
204203
; GFX1250-LABEL: v_mad_mix_f32_bf16lo_bf16lo_f32imm1:
205204
; GFX1250: ; %bb.0:
@@ -230,7 +229,6 @@ define float @v_mad_mix_f32_bf16lo_bf16lo_f32imminv2pi(bfloat %src0, bfloat %src
230229
ret float %result
231230
}
232231

233-
234232
define float @v_mad_mix_f32_bf16lo_bf16lo_cvtbf16imminv2pi(bfloat %src0, bfloat %src1) #0 {
235233
; GFX1250-LABEL: v_mad_mix_f32_bf16lo_bf16lo_cvtbf16imminv2pi:
236234
; GFX1250: ; %bb.0:
@@ -247,7 +245,6 @@ define float @v_mad_mix_f32_bf16lo_bf16lo_cvtbf16imminv2pi(bfloat %src0, bfloat
247245
ret float %result
248246
}
249247

250-
251248
define float @v_mad_mix_f32_bf16lo_bf16lo_cvtbf16imm63(bfloat %src0, bfloat %src1) #0 {
252249
; GFX1250-LABEL: v_mad_mix_f32_bf16lo_bf16lo_cvtbf16imm63:
253250
; GFX1250: ; %bb.0:
@@ -360,7 +357,6 @@ define float @no_mix_simple_fabs(float %src0, float %src1, float %src2) #0 {
360357
ret float %result
361358
}
362359

363-
364360
define float @v_mad_mix_f32_bf16lo_bf16lo_bf16lo_f32_denormals(bfloat %src0, bfloat %src1, bfloat %src2) #1 {
365361
; GFX1250-LABEL: v_mad_mix_f32_bf16lo_bf16lo_bf16lo_f32_denormals:
366362
; GFX1250: ; %bb.0:
@@ -469,7 +465,6 @@ define float @v_mad_mix_f32_negprecvtbf16lo_bf16lo_bf16lo(i32 %src0.arg, bfloat
469465
ret float %result
470466
}
471467

472-
473468
define float @v_mad_mix_f32_precvtnegbf16hi_abs_bf16lo_bf16lo(i32 %src0.arg, bfloat %src1, bfloat %src2) #0 {
474469
; GFX1250-LABEL: v_mad_mix_f32_precvtnegbf16hi_abs_bf16lo_bf16lo:
475470
; GFX1250: ; %bb.0:

‎llvm/test/CodeGen/AMDGPU/mad-mix-lo-bf16.ll

Lines changed: 0 additions & 14 deletions
Original file line numberDiff line numberDiff line change
@@ -76,9 +76,6 @@ define bfloat @v_mad_mixlo_bf16_bf16lo_bf16lo_f32_clamp_post_cvt(bfloat %src0, b
7676
; GFX1250-NEXT: s_wait_kmcnt 0x0
7777
; GFX1250-NEXT: v_fma_mixlo_bf16 v0, v0, v1, v2 op_sel_hi:[1,1,0] clamp
7878
; GFX1250-NEXT: s_set_pc_i64 s[30:31]
79-
80-
81-
8279
%src0.ext = fpext bfloat %src0 to float
8380
%src1.ext = fpext bfloat %src1 to float
8481
%result = tail call float @llvm.fmuladd.f32(float %src0.ext, float %src1.ext, float %src2)
@@ -106,7 +103,6 @@ define bfloat @v_mad_mixlo_bf16_bf16lo_bf16lo_f32_clamp_pre_cvt(bfloat %src0, bf
106103
ret bfloat %cvt.result
107104
}
108105

109-
110106
define <2 x bfloat> @v_mad_mix_v2f32(<2 x bfloat> %src0, <2 x bfloat> %src1, <2 x bfloat> %src2) #0 {
111107
; GFX1250-LABEL: v_mad_mix_v2f32:
112108
; GFX1250: ; %bb.0:
@@ -179,7 +175,6 @@ define <4 x bfloat> @v_mad_mix_v4f32(<4 x bfloat> %src0, <4 x bfloat> %src1, <4
179175
ret <4 x bfloat> %cvt.result
180176
}
181177

182-
183178
define <2 x bfloat> @v_mad_mix_v2f32_clamp_postcvt(<2 x bfloat> %src0, <2 x bfloat> %src1, <2 x bfloat> %src2) #0 {
184179
; GFX1250-LABEL: v_mad_mix_v2f32_clamp_postcvt:
185180
; GFX1250: ; %bb.0:
@@ -194,9 +189,6 @@ define <2 x bfloat> @v_mad_mix_v2f32_clamp_postcvt(<2 x bfloat> %src0, <2 x bflo
194189
; GFX1250-NEXT: v_pk_fma_f32 v[0:1], v[4:5], v[6:7], v[0:1]
195190
; GFX1250-NEXT: v_cvt_pk_bf16_f32 v0, v0, v1 clamp
196191
; GFX1250-NEXT: s_set_pc_i64 s[30:31]
197-
198-
199-
200192
%src0.ext = fpext <2 x bfloat> %src0 to <2 x float>
201193
%src1.ext = fpext <2 x bfloat> %src1 to <2 x float>
202194
%src2.ext = fpext <2 x bfloat> %src2 to <2 x float>
@@ -207,7 +199,6 @@ define <2 x bfloat> @v_mad_mix_v2f32_clamp_postcvt(<2 x bfloat> %src0, <2 x bflo
207199
ret <2 x bfloat> %clamp
208200
}
209201

210-
211202
define <3 x bfloat> @v_mad_mix_v3f32_clamp_postcvt(<3 x bfloat> %src0, <3 x bfloat> %src1, <3 x bfloat> %src2) #0 {
212203
; GFX1250-LABEL: v_mad_mix_v3f32_clamp_postcvt:
213204
; GFX1250: ; %bb.0:
@@ -252,9 +243,6 @@ define <4 x bfloat> @v_mad_mix_v4f32_clamp_postcvt(<4 x bfloat> %src0, <4 x bflo
252243
; GFX1250-NEXT: v_cvt_pk_bf16_f32 v0, v0, v1 clamp
253244
; GFX1250-NEXT: v_cvt_pk_bf16_f32 v1, v2, v3 clamp
254245
; GFX1250-NEXT: s_set_pc_i64 s[30:31]
255-
256-
257-
258246
%src0.ext = fpext <4 x bfloat> %src0 to <4 x float>
259247
%src1.ext = fpext <4 x bfloat> %src1 to <4 x float>
260248
%src2.ext = fpext <4 x bfloat> %src2 to <4 x float>
@@ -325,7 +313,6 @@ define <2 x bfloat> @v_mad_mix_v2f32_clamp_postcvt_hi(<2 x bfloat> %src0, <2 x b
325313
ret <2 x bfloat> %insert
326314
}
327315

328-
329316
define <2 x bfloat> @v_mad_mix_v2f32_clamp_precvt(<2 x bfloat> %src0, <2 x bfloat> %src1, <2 x bfloat> %src2) #0 {
330317
; GFX1250-LABEL: v_mad_mix_v2f32_clamp_precvt:
331318
; GFX1250: ; %bb.0:
@@ -353,7 +340,6 @@ define <2 x bfloat> @v_mad_mix_v2f32_clamp_precvt(<2 x bfloat> %src0, <2 x bfloa
353340
ret <2 x bfloat> %cvt.result
354341
}
355342

356-
357343
define <3 x bfloat> @v_mad_mix_v3f32_clamp_precvt(<3 x bfloat> %src0, <3 x bfloat> %src1, <3 x bfloat> %src2) #0 {
358344
; GFX1250-LABEL: v_mad_mix_v3f32_clamp_precvt:
359345
; GFX1250: ; %bb.0:

0 commit comments

Comments
 (0)