Skip to content

Commit cd5e9c2

Browse files
joaopeixoto13josecm
authored andcommitted
fix(plat/qemu): disable PSCI power down support
Currently, Arm Trusted Firmware does not support power-down suspend calls. This is evident in the implementation of the `qemu_pwr_domain_suspend` function, which contains an `assert(0)` statement, causing the CPU to halt indefinitely without recovery. Signed-off-by: João Peixoto <[email protected]>
1 parent 82cfe1b commit cd5e9c2

File tree

1 file changed

+9
-7
lines changed
  • src/platform/qemu-aarch64-virt/inc/plat

1 file changed

+9
-7
lines changed

src/platform/qemu-aarch64-virt/inc/plat/psci.h

Lines changed: 9 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -6,12 +6,14 @@
66
#ifndef __PLAT_PSCI_H__
77
#define __PLAT_PSCI_H__
88

9-
#define PSCI_POWER_STATE_LVL_0 0x0000000
10-
#define PSCI_POWER_STATE_LVL_1 0x1000000
11-
#define PSCI_POWER_STATE_LVL_2 0x2000000
12-
#define PSCI_STATE_TYPE_STANDBY 0x1
13-
#define PSCI_STATE_TYPE_BIT (1UL << 16)
14-
#define PSCI_STATE_ID_RETENTION 0x2
15-
#define PSCI_STATE_TYPE_POWERDOWN PSCI_STATE_TYPE_BIT | PSCI_STATE_ID_RETENTION
9+
#define PSCI_POWER_STATE_LVL_0 0x0000000
10+
#define PSCI_POWER_STATE_LVL_1 0x1000000
11+
#define PSCI_POWER_STATE_LVL_2 0x2000000
12+
#define PSCI_STATE_TYPE_STANDBY 0x1
13+
#define PSCI_STATE_TYPE_BIT (1UL << 16)
14+
#define PSCI_STATE_ID_RETENTION 0x2
15+
#define PSCI_STATE_TYPE_POWERDOWN PSCI_STATE_TYPE_BIT | PSCI_STATE_ID_RETENTION
16+
17+
#define PLAT_PSCI_POWERDOWN_NOT_SUPPORTED 1
1618

1719
#endif // __PLAT_PSCI_H__

0 commit comments

Comments
 (0)