Skip to content

Commit ddd6b82

Browse files
Clara-HuangDavidMCerdeira
authored andcommitted
fix(armv8/gic): correct GICH_MISR_LRENP
Signed-off-by: Huang Yuxin <[email protected]>
1 parent c8e42d9 commit ddd6b82

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

src/arch/armv8/inc/arch/gic.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -327,7 +327,7 @@ typedef uint64_t gic_lr_t;
327327

328328
#define GICH_MISR_EOI (1U << 0)
329329
#define GICH_MISR_U (1U << 1)
330-
#define GICH_MISR_LRPEN (1U << 2)
330+
#define GICH_MISR_LRENP (1U << 2)
331331
#define GICH_MISR_NP (1U << 3)
332332
#define GICH_MISR_VGrp0E (1U << 4)
333333
#define GICH_MISR_VGrp0D (1U << 5)

src/arch/armv8/vgic.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1178,7 +1178,7 @@ void gic_maintenance_handler(irqid_t irq_id)
11781178
vgic_refill_lrs(cpu()->vcpu, !!(misr & GICH_MISR_NP));
11791179
}
11801180

1181-
if (misr & GICH_MISR_LRPEN) {
1181+
if (misr & GICH_MISR_LRENP) {
11821182
uint32_t hcr_el2 = gich_get_hcr();
11831183
while (hcr_el2 & GICH_HCR_EOICount_MASK) {
11841184
vgic_eoir_highest_spilled_active(cpu()->vcpu);

0 commit comments

Comments
 (0)