@@ -67,29 +67,72 @@ QVariant ChipDbTableModel::data(const QModelIndex &index, int role) const
67
67
QVariant ChipDbTableModel::headerData (int section, Qt::Orientation orientation,
68
68
int role) const
69
69
{
70
- if (!(role == Qt::DisplayRole && orientation == Qt::Horizontal))
71
- return QVariant ();
70
+ if (role == Qt::DisplayRole && orientation == Qt::Horizontal)
71
+ {
72
+ switch (section)
73
+ {
74
+ case CHIP_PARAM_NAME: return tr (" Name" );
75
+ case CHIP_PARAM_PAGE_SIZE: return tr (" Page size" );
76
+ case CHIP_PARAM_BLOCK_SIZE: return tr (" Block size" );
77
+ case CHIP_PARAM_SIZE: return tr (" Size" );
78
+ case CHIP_PARAM_T_CS: return tr (" tCH" );
79
+ case CHIP_PARAM_T_CLS: return tr (" tCLS" );
80
+ case CHIP_PARAM_T_ALS: return tr (" tALS" );
81
+ case CHIP_PARAM_T_CLR: return tr (" tCLR" );
82
+ case CHIP_PARAM_T_AR: return tr (" tAR" );
83
+ case CHIP_PARAM_T_WP: return tr (" tWP" );
84
+ case CHIP_PARAM_T_RP: return tr (" tRP" );
85
+ case CHIP_PARAM_T_DS: return tr (" tDS" );
86
+ case CHIP_PARAM_T_CH: return tr (" tCH" );
87
+ case CHIP_PARAM_T_CLH: return tr (" tCLH" );
88
+ case CHIP_PARAM_T_ALH: return tr (" tALH" );
89
+ case CHIP_PARAM_T_WC: return tr (" tWC" );
90
+ case CHIP_PARAM_T_RC: return tr (" tRC" );
91
+ case CHIP_PARAM_T_REA: return tr (" tREA" );
92
+ }
93
+ }
72
94
73
- switch (section )
95
+ if (role == Qt::ToolTipRole )
74
96
{
75
- case CHIP_PARAM_NAME: return tr (" Name" );
76
- case CHIP_PARAM_PAGE_SIZE: return tr (" Page size" );
77
- case CHIP_PARAM_BLOCK_SIZE: return tr (" Block size" );
78
- case CHIP_PARAM_SIZE: return tr (" Size" );
79
- case CHIP_PARAM_T_CS: return tr (" tCH" );
80
- case CHIP_PARAM_T_CLS: return tr (" tCLS" );
81
- case CHIP_PARAM_T_ALS: return tr (" tALS" );
82
- case CHIP_PARAM_T_CLR: return tr (" tCLR" );
83
- case CHIP_PARAM_T_AR: return tr (" tAR" );
84
- case CHIP_PARAM_T_WP: return tr (" tWP" );
85
- case CHIP_PARAM_T_RP: return tr (" tRP" );
86
- case CHIP_PARAM_T_DS: return tr (" tDS" );
87
- case CHIP_PARAM_T_CH: return tr (" tCH" );
88
- case CHIP_PARAM_T_CLH: return tr (" tCLH" );
89
- case CHIP_PARAM_T_ALH: return tr (" tALH" );
90
- case CHIP_PARAM_T_WC: return tr (" tWC" );
91
- case CHIP_PARAM_T_RC: return tr (" tRC" );
92
- case CHIP_PARAM_T_REA: return tr (" tREA" );
97
+ switch (section)
98
+ {
99
+ case CHIP_PARAM_NAME:
100
+ return tr (" Chip name" );
101
+ case CHIP_PARAM_PAGE_SIZE:
102
+ return tr (" Page size in bytes" );
103
+ case CHIP_PARAM_BLOCK_SIZE:
104
+ return tr (" Block size in bytes" );
105
+ case CHIP_PARAM_SIZE:
106
+ return tr (" Total size in bytes" );
107
+ case CHIP_PARAM_T_CS:
108
+ return tr (" Chip enable hold time" );
109
+ case CHIP_PARAM_T_CLS:
110
+ return tr (" Command latch enable setup time" );
111
+ case CHIP_PARAM_T_ALS:
112
+ return tr (" Address latch enable setup time" );
113
+ case CHIP_PARAM_T_CLR:
114
+ return tr (" Command latch enable to read enable delay" );
115
+ case CHIP_PARAM_T_AR:
116
+ return tr (" Address latch enable to read enable delay" );
117
+ case CHIP_PARAM_T_WP:
118
+ return tr (" Write enable pulse width" );
119
+ case CHIP_PARAM_T_RP:
120
+ return tr (" Read enable pulse width" );
121
+ case CHIP_PARAM_T_DS:
122
+ return tr (" Data setup time" );
123
+ case CHIP_PARAM_T_CH:
124
+ return tr (" Chip enable hold time" );
125
+ case CHIP_PARAM_T_CLH:
126
+ return tr (" Command latch enable hold time" );
127
+ case CHIP_PARAM_T_ALH:
128
+ return tr (" Address latch enable hold time" );
129
+ case CHIP_PARAM_T_WC:
130
+ return tr (" Write cycle time" );
131
+ case CHIP_PARAM_T_RC:
132
+ return tr (" Read cylce time" );
133
+ case CHIP_PARAM_T_REA:
134
+ return tr (" Read enable access time" );
135
+ }
93
136
}
94
137
95
138
return QVariant ();
0 commit comments