We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1f34550 commit bc5f3d2Copy full SHA for bc5f3d2
llvm/utils/gn/secondary/llvm/lib/Target/ARM/BUILD.gn
@@ -36,6 +36,12 @@ tablegen("ARMGenRegisterBank") {
36
td_file = "ARM.td"
37
}
38
39
+tablegen("ARMGenSDNodeInfo") {
40
+ visibility = [ ":LLVMARMCodeGen" ]
41
+ args = [ "-gen-sd-node-info" ]
42
+ td_file = "ARM.td"
43
+}
44
+
45
static_library("LLVMARMCodeGen") {
46
deps = [
47
":ARMGenCallingConv",
@@ -44,6 +50,7 @@ static_library("LLVMARMCodeGen") {
50
":ARMGenGlobalISel",
51
":ARMGenMCPseudoLowering",
52
":ARMGenRegisterBank",
53
+ ":ARMGenSDNodeInfo",
54
"MCTargetDesc",
48
55
"TargetInfo",
49
56
"Utils",
0 commit comments