You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: README.md
+4-4Lines changed: 4 additions & 4 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -42,7 +42,7 @@ Below you see a graphic of the top module that ties together all the submodules.
42
42
43
43
## Status
44
44
45
-
2021, January 20
45
+
**2021, January 20**
46
46
47
47
I have begun shipping the first few copies of the 1.1 VGA board, which includes some location fixes for components. There is one remaining "slighly off"
48
48
location for the power pins for the FPGA, but it is close enough that if I solder the pins after the two boards are mated it still works okay. I
@@ -60,7 +60,7 @@ just not as easy as taking the dot clock from the motherboard and using it to sy
60
60
have subtle issues that require options and menu systems to work around. For now the production version of the board still requires the dot clock.
61
61
62
62
63
-
2020, December 15
63
+
**2020, December 15**
64
64
65
65
I did eventually figure out how to clear the BRAM when the mode switches from 80 to 64 column mode. It took way more work than I expected. The solution was
0 commit comments