Skip to content

Commit 3c4d7fc

Browse files
Add tricore tc1.8 instructions (#2595)
* Add tricore tc1.8 instructions: add.df sub.df madd.df msub.df mul.df div.df cmp.df max.df min.df min.f max.f dftoi dftoiz dftoin ftoin dftou dftouz dftol dftoul dftoulz abs.f abs.df dftolz neg.df neg.f qseed.df itodf utodf ltodf ultodf dftof ftodf * Fix python binding * Fix python binding * add tricore tc1.8 instructions div64 div64.u rem64 rem64.u * add tricore tc1.8 instruction to tests/details * Fix review
1 parent 5f290ca commit 3c4d7fc

32 files changed

+10207
-8151
lines changed

arch/TriCore/TriCoreDisassembler.c

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -201,6 +201,9 @@ bool TriCore_getFeatureBits(unsigned int mode, unsigned int feature)
201201
case CS_MODE_TRICORE_162: {
202202
return feature == TriCore_HasV162Ops;
203203
}
204+
case CS_MODE_TRICORE_180: {
205+
return feature == TriCore_HasV180Ops;
206+
}
204207
default:
205208
return false;
206209
}
@@ -1723,6 +1726,13 @@ static bool getInstruction(csh ud, const uint8_t *code, size_t code_len,
17231726
}
17241727
break;
17251728
}
1729+
case CS_MODE_TRICORE_180: {
1730+
if (decodeInstruction2_or_4(code, code_len, MI, size, address,
1731+
NULL, DecoderTablev16232)) {
1732+
return true;
1733+
}
1734+
break;
1735+
}
17261736
default:
17271737
break;
17281738
}

0 commit comments

Comments
 (0)