We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 99c7ea0 commit 4f0c9bbCopy full SHA for 4f0c9bb
README.md
@@ -136,7 +136,7 @@ Type "help()" for more information.
136
137
Run a sample FreeRTOS application:
138
```
139
-./riscv-emu.py --timer prebuilt/freertos_app1.elf
+./riscv-emu.py --timer=csr prebuilt/freertos_app1.elf
140
141
142
Run an example using memory-mapped UART,
advanced/freertos/README.md
@@ -2,3 +2,8 @@
2
3
make
4
5
+
6
+## Running the examples
7
+```
8
9
advanced/micropython/README.md
@@ -3,3 +3,8 @@
cd port-riscv-emu.py
+## Running MicroPython
+./riscv-emu.py --raw-tty --ram-size=4096 prebuilt/micropython.elf
10
0 commit comments