verilog generation for wire types

[ramyadhadidi]

Some wire declarations are after their use, therefore Xilinx Simulation Tool generates errors like:
ERROR: [VRFC 10-2071] __x169 is already implicitly declared on line 26 [h2_rom.v:322]

Not declaring them is fine for Xilinx tool since it will assume them as wire type.