Hi, great code. about the alu module: sll , srl and sra move based on bits [5:0] of reg rs2, not [31:0].