@@ -897,7 +897,7 @@ function 9
897897gen_if 1
898898gen_scope 16
899899gen_scope_array 16
900- indexed_part_select 2
900+ indexed_part_select 8
901901int_typespec 33
902902int_var 4
903903io_decl 11
@@ -911,7 +911,7 @@ param_assign 30
911911parameter 34
912912range 18
913913ref_module 5
914- ref_obj 11
914+ ref_obj 17
915915task 9
916916=== UHDM Object Stats End ===
917917[INF:UH0707] Elaborating UHDM...
@@ -932,7 +932,7 @@ function 18
932932gen_if 1
933933gen_scope 32
934934gen_scope_array 32
935- indexed_part_select 2
935+ indexed_part_select 8
936936int_typespec 33
937937int_var 4
938938io_decl 22
@@ -946,7 +946,7 @@ param_assign 44
946946parameter 34
947947range 18
948948ref_module 5
949- ref_obj 17
949+ ref_obj 23
950950task 18
951951=== UHDM Object Stats End ===
952952[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ElabCParam/slpp_all/surelog.uhdm ...
@@ -2110,12 +2110,12 @@ design: (work@socket_1n)
21102110 \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
21112111 |vpiRhs:
21122112 \_constant: , line:42:28, endln:42:45
2113- |vpiDecompile:2
2114- |vpiSize:8
2115- |UINT:2
2113+ |vpiDecompile:4'b0010
2114+ |vpiSize:4
2115+ |BIN:0010
21162116 |vpiTypespec:
21172117 \_bit_typespec: , line:42:13, endln:42:22
2118- |vpiConstType:9
2118+ |vpiConstType:3
21192119 |vpiLhs:
21202120 \_parameter: (work@socket_1n.BB), line:42:23, endln:42:25
21212121 |vpiDefName:work@socket_1n
@@ -2166,12 +2166,12 @@ design: (work@socket_1n)
21662166 |vpiOverriden:1
21672167 |vpiRhs:
21682168 \_constant: , line:25:37, endln:25:38
2169- |vpiDecompile:2
2170- |vpiSize:32
2171- |UINT:2
2169+ |vpiDecompile:4'b0010
2170+ |vpiSize:4
2171+ |BIN:0010
21722172 |vpiTypespec:
21732173 \_int_typespec: , line:25:13, endln:25:25
2174- |vpiConstType:9
2174+ |vpiConstType:3
21752175 |vpiLhs:
21762176 \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
21772177 |vpiDefName:work@fifo_sync
@@ -2201,12 +2201,12 @@ design: (work@socket_1n)
22012201 |vpiOverriden:1
22022202 |vpiRhs:
22032203 \_constant: , line:3:40, endln:3:41
2204- |vpiDecompile:2
2205- |vpiSize:32
2206- |UINT:2
2204+ |vpiDecompile:4'b0010
2205+ |vpiSize:4
2206+ |BIN:0010
22072207 |vpiTypespec:
22082208 \_int_typespec: , line:3:13, endln:3:25
2209- |vpiConstType:9
2209+ |vpiConstType:3
22102210 |vpiLhs:
22112211 \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
22122212 |vpiDefName:work@prim_fifo_sync
@@ -2302,12 +2302,12 @@ design: (work@socket_1n)
23022302 |vpiOverriden:1
23032303 |vpiRhs:
23042304 \_constant: , line:25:37, endln:25:38
2305- |vpiDecompile:2
2306- |vpiSize:32
2307- |UINT:2
2305+ |vpiDecompile:4'b0010
2306+ |vpiSize:4
2307+ |BIN:0010
23082308 |vpiTypespec:
23092309 \_int_typespec: , line:25:13, endln:25:25
2310- |vpiConstType:9
2310+ |vpiConstType:3
23112311 |vpiLhs:
23122312 \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
23132313 |vpiDefName:work@fifo_sync
@@ -2337,12 +2337,12 @@ design: (work@socket_1n)
23372337 |vpiOverriden:1
23382338 |vpiRhs:
23392339 \_constant: , line:3:40, endln:3:41
2340- |vpiDecompile:2
2341- |vpiSize:32
2342- |UINT:2
2340+ |vpiDecompile:4'b0010
2341+ |vpiSize:4
2342+ |BIN:0010
23432343 |vpiTypespec:
23442344 \_int_typespec: , line:3:13, endln:3:25
2345- |vpiConstType:9
2345+ |vpiConstType:3
23462346 |vpiLhs:
23472347 \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
23482348 |vpiDefName:work@prim_fifo_sync
@@ -2549,12 +2549,12 @@ design: (work@socket_1n)
25492549 \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
25502550 |vpiRhs:
25512551 \_constant: , line:58:28, endln:58:45
2552- |vpiDecompile:0
2553- |vpiSize:8
2554- |UINT:0
2552+ |vpiDecompile:4'b0000
2553+ |vpiSize:4
2554+ |BIN:0000
25552555 |vpiTypespec:
25562556 \_bit_typespec: , line:58:13, endln:58:22
2557- |vpiConstType:9
2557+ |vpiConstType:3
25582558 |vpiLhs:
25592559 \_parameter: (work@all_zero.BB), line:58:23, endln:58:25
25602560 |vpiDefName:work@all_zero
@@ -2605,12 +2605,12 @@ design: (work@socket_1n)
26052605 |vpiOverriden:1
26062606 |vpiRhs:
26072607 \_constant: , line:25:37, endln:25:38
2608- |vpiDecompile:0
2609- |vpiSize:32
2610- |UINT:0
2608+ |vpiDecompile:4'b0000
2609+ |vpiSize:4
2610+ |BIN:0000
26112611 |vpiTypespec:
26122612 \_int_typespec: , line:25:13, endln:25:25
2613- |vpiConstType:9
2613+ |vpiConstType:3
26142614 |vpiLhs:
26152615 \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
26162616 |vpiDefName:work@fifo_sync
@@ -2640,12 +2640,12 @@ design: (work@socket_1n)
26402640 |vpiOverriden:1
26412641 |vpiRhs:
26422642 \_constant: , line:3:40, endln:3:41
2643- |vpiDecompile:0
2644- |vpiSize:32
2645- |UINT:0
2643+ |vpiDecompile:4'b0000
2644+ |vpiSize:4
2645+ |BIN:0000
26462646 |vpiTypespec:
26472647 \_int_typespec: , line:3:13, endln:3:25
2648- |vpiConstType:9
2648+ |vpiConstType:3
26492649 |vpiLhs:
26502650 \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
26512651 |vpiDefName:work@prim_fifo_sync
@@ -2727,12 +2727,12 @@ design: (work@socket_1n)
27272727 |vpiOverriden:1
27282728 |vpiRhs:
27292729 \_constant: , line:25:37, endln:25:38
2730- |vpiDecompile:0
2731- |vpiSize:32
2732- |UINT:0
2730+ |vpiDecompile:4'b0000
2731+ |vpiSize:4
2732+ |BIN:0000
27332733 |vpiTypespec:
27342734 \_int_typespec: , line:25:13, endln:25:25
2735- |vpiConstType:9
2735+ |vpiConstType:3
27362736 |vpiLhs:
27372737 \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
27382738 |vpiDefName:work@fifo_sync
@@ -2762,12 +2762,12 @@ design: (work@socket_1n)
27622762 |vpiOverriden:1
27632763 |vpiRhs:
27642764 \_constant: , line:3:40, endln:3:41
2765- |vpiDecompile:0
2766- |vpiSize:32
2767- |UINT:0
2765+ |vpiDecompile:4'b0000
2766+ |vpiSize:4
2767+ |BIN:0000
27682768 |vpiTypespec:
27692769 \_int_typespec: , line:3:13, endln:3:25
2770- |vpiConstType:9
2770+ |vpiConstType:3
27712771 |vpiLhs:
27722772 \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
27732773 |vpiDefName:work@prim_fifo_sync
0 commit comments