Skip to content

No way to generate VCD files #142

@slavishayov

Description

@slavishayov

The chisel-template compile and emits SystemVerilog as expected. The only problem is to generated the vcd (or fst) files. I read that this is automatically done but the vcd file is not generated.
I found that there's a function emitVcd but don't know where to apply it.
Any help would be appreciated.
Thanks

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions