Skip to content

Commit 3ae1bc6

Browse files
committed
reformat
1 parent c1b5599 commit 3ae1bc6

File tree

2 files changed

+5
-2
lines changed

2 files changed

+5
-2
lines changed

core/src/main/scala-2/chisel3/PrintfMacros.scala

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -77,7 +77,9 @@ object PrintfMacrosCompat {
7777
Printable.checkScope(pable)
7878

7979
layer.block(layers.Verification, skipIfAlreadyInBlock = true, skipIfLayersEnabled = true) {
80-
pushCommand(chisel3.internal.firrtl.ir.Printf(printfId, sourceInfo, clock.ref, (!Module.disable.value).ref, pable))
80+
pushCommand(
81+
chisel3.internal.firrtl.ir.Printf(printfId, sourceInfo, clock.ref, (!Module.disable.value).ref, pable)
82+
)
8183
}
8284
printfId
8385
}

core/src/main/scala/chisel3/internal/firrtl/IR.scala

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -448,7 +448,8 @@ private[chisel3] object ir {
448448

449449
case class Port(id: Data, dir: SpecifiedDirection, sourceInfo: SourceInfo)
450450

451-
case class Printf(id: printf.Printf, sourceInfo: SourceInfo, clock: Arg, enable: Arg, pable: Printable) extends Definition
451+
case class Printf(id: printf.Printf, sourceInfo: SourceInfo, clock: Arg, enable: Arg, pable: Printable)
452+
extends Definition
452453

453454
case class ProbeDefine(sourceInfo: SourceInfo, sink: Arg, probe: Arg) extends Command
454455
case class ProbeForceInitial(sourceInfo: SourceInfo, probe: Arg, value: Arg) extends Command

0 commit comments

Comments
 (0)