Skip to content

Commit a7f796b

Browse files
committed
Fix ScalaDoc issue
1 parent 1c27275 commit a7f796b

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

src/main/scala/circt/stage/ChiselStage.scala

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -67,11 +67,11 @@ object ChiselStage {
6767
)
6868
)
6969

70-
/** Run elaboration and return the [[ElaboratedCircuit]]
70+
/** Run elaboration and return the `ElaboratedCircuit`
7171
*
7272
* @param gen a call-by-name Chisel module
7373
* @param args additional command line arguments to pass to Chisel
74-
* @return the [[ElaboratedCircuit]]
74+
* @return the `ElaboratedCircuit`
7575
*/
7676
def elaborate(
7777
gen: => RawModule,

0 commit comments

Comments
 (0)