Replies: 2 comments 2 replies
-
This is probably a firtool version issue. What version are you using? firtool 1.111.0 supports only With your bazel flow, you're choosing the Chisel and firtool versions separately, right? I have a bunch of CI/CD work in place that is guaranteeing that a given commit of Chisel will work with some version of firtool. This eventually gets enshrined in |
Beta Was this translation helpful? Give feedback.
-
You can see which version of firtool Chisel was published against on the website: https://www.chisel-lang.org/docs/appendix/versioning (check There's also a neat way with scala-cli where you can depend on Chisel and run a little one liner that prints firtoolVersion from the included $ scala-cli run -S 2.13 --dep org.chipsalliance::chisel:7.0.0-RC3 -e 'println(chisel3.BuildInfo.firtoolVersion)'
Compiling project (Scala 2.13.16, JVM (21))
Compiled project (Scala 2.13.16, JVM (21))
Some(1.125.0) |
Beta Was this translation helpful? Give feedback.
Uh oh!
There was an error while loading. Please reload this page.
Uh oh!
There was an error while loading. Please reload this page.
-
I'm having problems with printf and Chisel 7.0.0-RC3:
Some silly thing I'm doing, surely?
SimulationTime works:
Beta Was this translation helpful? Give feedback.
All reactions