Skip to content

fixed TL refill request when TL request is not accepted #3704

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
HakamAtassi wants to merge 1 commit into
base: master
Choose a base branch
from
Open

fixed TL refill request when TL request is not accepted #3704

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion src/main/scala/rocket/ICache.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -377,7 +377,7 @@ class ICacheModule(outer: ICache) extends LazyModuleImp(outer)
/** [[io]] access L1 I$ miss. */
val s2_miss = s2_valid && !s2_hit && !io.s2_kill
/** forward signal to stage 1, permit stage 1 refill. */
val s1_can_request_refill = !(s2_miss || refill_valid)
val s1_can_request_refill = !((s2_miss && refill_fire) || refill_valid)
/** real refill signal, stage 2 miss, and was permit to refill in stage 1.
* Since a miss will trigger burst.
* miss under miss won't trigger another burst.
Expand Down