Skip to content

Commit 2f1071e

Browse files
chipsecinteldscott90
authored andcommitted
Update to release/1.13.6
Signed-off-by: CHIPSEC <chipsec@intel.com>
1 parent 8fc8cd3 commit 2f1071e

File tree

969 files changed

+67083
-3004
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

969 files changed

+67083
-3004
lines changed

_sources/index.rst.txt

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,9 +1,9 @@
1-
.. CHIPSEC 1.13.5 documentation file, created by
1+
.. CHIPSEC 1.13.6 documentation file, created by
22
sphinx-quickstart on Wed Mar 25 13:24:44 2015.
33
You can adapt this file completely to your liking, but it should at least
44
contain the root `toctree` directive.
55
6-
CHIPSEC 1.13.5
6+
CHIPSEC 1.13.6
77
==============
88

99
CHIPSEC is a framework for analyzing platform level security of
Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
acf
2+
=======
3+
4+
Path: chipsec\\cfg\\8086\\acf.xml
5+
6+
7+
XML configuration file for Ash Creek Falls
Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
acf_custom
2+
==============
3+
4+
Path: chipsec\\cfg\\8086\\acf_custom.xml
5+
6+
7+
XML configuration file for Ash Creek Falls
Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
acf_internal
2+
================
3+
4+
Path: chipsec\\cfg\\8086\\acf_internal.xml
5+
6+
7+
XML configuration file for Ash Creek Falls
Lines changed: 45 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,45 @@
1+
adl_custom
2+
==============
3+
4+
Path: chipsec\\cfg\\8086\\adl_custom.xml
5+
6+
7+
# *********************************************************
8+
#
9+
# PRE-RELEASE NOTICE
10+
#
11+
# This software specifically enables pre-production
12+
# hardware provided by Intel Corporation. The terms
13+
# describing your rights and responsibilities to use
14+
# such hardware are covered by a separate evaluation
15+
# agreement. Of specific note in that agreement is
16+
# the requirement that you do not release or publish
17+
# information on the hardware without the specific
18+
# written authorization of Intel Corporation.
19+
#
20+
# Intel Corporation requests that you do not release,
21+
# publish, or distribute this software until you are
22+
# specifically authorized. These terms are deleted
23+
# upon publication of this software.
24+
#
25+
# *********************************************************
26+
27+
CHIPSEC: Platform Security Assessment Framework
28+
Copyright (c) 2021, Intel Corporation
29+
30+
This program is free software; you can redistribute it and/or
31+
modify it under the terms of the GNU General Public License
32+
as published by the Free Software Foundation; Version 2.
33+
34+
This program is distributed in the hope that it will be useful,
35+
but WITHOUT ANY WARRANTY; without even the implied warranty of
36+
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
37+
GNU General Public License for more details.
38+
39+
You should have received a copy of the GNU General Public License
40+
along with this program; if not, write to the Free Software
41+
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
42+
43+
Contact information:
44+
chipsec@intel.com
45+
Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
adl_internal
2+
================
3+
4+
Path: chipsec\\cfg\\8086\\adl_internal.xml
5+
6+
7+
#*********************************************************
8+
#
9+
# INTERNAL USE ONLY
10+
#
11+
# This file content for internal use ONLY
12+
# Do not distribute outside of Intel
13+
#
14+
#*********************************************************
15+
#
16+
# CHIPSEC: Platform Security Assessment Framework
17+
# Copyright (c) 2020-2021, Intel Corporation
18+
#
19+
# <License>
20+
#
21+
# Contact information:
22+
# chipsec@intel.com
23+
#
24+
Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
aml
2+
=======
3+
4+
Path: chipsec\\cfg\\8086\\aml.xml
5+
6+
7+
XML configuration file for Amber Lake
8+
Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
aml_custom
2+
==============
3+
4+
Path: chipsec\\cfg\\8086\\aml_custom.xml
5+
6+
7+
XML configuration file for Amber Lake
8+
Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
apl_custom
2+
==============
3+
4+
Path: chipsec\\cfg\\8086\\apl_custom.xml
5+
6+
XML configuration for Apollo Lake / Braswell based SoCs
7+
Lines changed: 23 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,23 @@
1+
apl_internal
2+
================
3+
4+
Path: chipsec\\cfg\\8086\\apl_internal.xml
5+
6+
7+
*********************************************************
8+
9+
INTERNAL USE ONLY
10+
11+
This file content for internal use ONLY
12+
Do not distribute outside of Intel
13+
14+
*********************************************************
15+
16+
CHIPSEC: Platform Security Assessment Framework
17+
Copyright (c) 2019, Intel Corporation
18+
19+
<License>
20+
21+
Contact information:
22+
chipsec@intel.com
23+

0 commit comments

Comments
 (0)