Skip to content
Discussion options

You must be logged in to vote

Is this bahaviour expected (notice difference between test1 and test2 output )?

Yes, insofar as that the documentation of sample says:

If the given component has not yet been given a clock, reset, or enable line, sample will supply them. The reset will be asserted for a single cycle. sample will not drop the value produced by the circuit while the reset was asserted. If you want this, or if you want more than a single cycle reset, consider using sampleWithReset.

Documentation of simulate:

Where 'System' denotes the /domain/ to simulate on. The reset line is asserted for a single cycle. The first value is therefore supplied twice to the circuit: once while reset is high, and once dire…

Replies: 1 comment

Comment options

You must be logged in to vote
0 replies
Answer selected by ra1u
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Category
Q&A
Labels
None yet
2 participants