2D-systolic-array-pruning-compression Hardware design with pruning and compression implementation in for AI accelerator.