Skip to content

Commit 04d4528

Browse files
author
Sunanda
committed
Add 2 more workflows for HGCal v19 (with no creation of geometry tree beyond the wafers; one with no gaps among the silicon modules)
1 parent 3218c0b commit 04d4528

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

Configuration/PyReleaseValidation/python/relval_Run4.py

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -41,6 +41,8 @@
4141
numWFIB.extend([33634.0]) #Run4D119
4242
numWFIB.extend([34034.0]) #Run4D120
4343
numWFIB.extend([34434.0]) #Run4D121
44+
numWFIB.extend([34834.0]) #Run4D122
45+
numWFIB.extend([35234.0]) #Run4D123
4446

4547
#Additional sample for short matrix and IB
4648
#Default Phase-2 Det NoPU

0 commit comments

Comments
 (0)