Skip to content

Commit e1c62ee

Browse files
committed
Synchronize L1T L1TReEmulFromRAW and Repack_Full configurations
1 parent c312b85 commit e1c62ee

File tree

1 file changed

+10
-3
lines changed

1 file changed

+10
-3
lines changed

Configuration/StandardSequences/python/SimL1EmulatorRepack_Full_cff.py

Lines changed: 10 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -90,8 +90,10 @@
9090
simCscTriggerPrimitiveDigis.CSCWireDigiProducer = 'unpackCSC:MuonCSCWireDigi'
9191

9292
simTwinMuxDigis.RPC_Source = 'unpackRPCTwinMux'
93-
simTwinMuxDigis.DTDigi_Source = "unpackTwinMux:PhIn"
94-
simTwinMuxDigis.DTThetaDigi_Source = "unpackTwinMux:ThIn"
93+
#simTwinMuxDigis.DTDigi_Source = "unpackTwinMux:PhIn"
94+
#simTwinMuxDigis.DTThetaDigi_Source = "unpackTwinMux:ThIn" #technically correct, but L1 emulation does not seem to favor this?
95+
simTwinMuxDigis.DTDigi_Source = 'simDtTriggerPrimitiveDigis'
96+
simTwinMuxDigis.DTThetaDigi_Source = 'simDtTriggerPrimitiveDigis'
9597

9698
(stage2L1Trigger & run3_GEM).toModify(simMuonGEMPadDigis,
9799
InputCollection = 'unpackGEM'
@@ -105,7 +107,8 @@
105107
# -----------------------------------------------------------
106108

107109
# BMTF
108-
simBmtfDigis.DTDigi_Source = "simTwinMuxDigis"
110+
#simBmtfDigis.DTDigi_Source = = "simTwinMuxDigis" #used previously, but removed in favor of rem-emul favored unpacked inputs
111+
simBmtfDigis.DTDigi_Source = "unpackBmtf"
109112
simBmtfDigis.DTDigi_Theta_Source = "unpackBmtf"
110113

111114
# OMTF
@@ -123,6 +126,10 @@
123126
# EMTF
124127
simEmtfDigis.CSCInput = "unpackEmtf"
125128
simEmtfDigis.RPCInput = 'unpackRPC'
129+
simEmtfDigis.CPPFInput = cms.InputTag('unpackEmtf')
130+
simEmtfDigis.GEMEnable = cms.bool(False)
131+
simEmtfDigis.GEMInput = cms.InputTag('unpackGEM')
132+
simEmtfDigis.CPPFEnable = cms.bool(True)
126133

127134
# Calo Layer-1
128135
simCaloStage2Layer1Digis.ecalToken = 'unpackEcal:EcalTriggerPrimitives'

0 commit comments

Comments
 (0)