Skip to content

Commit dbe9a60

Browse files
committed
[RISCV] Correct the VLOperand for masked vssrl/vssra intrinsics.
Though I can't prove it matters for anything. The only use of VLOperand I know of is for handling i64 splat operands to .vx intrinsics on RV32. Shifts are special and always use XLen for .vx so they are always legal.
1 parent 5ac1295 commit dbe9a60

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/include/llvm/IR/IntrinsicsRISCV.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -702,7 +702,7 @@ let TargetPrefix = "riscv" in {
702702
LLVMMatchType<2>, LLVMMatchType<2>],
703703
[ImmArg<ArgIndex<4>>,ImmArg<ArgIndex<6>>, IntrNoMem, IntrHasSideEffects]>,
704704
RISCVVIntrinsic {
705-
let VLOperand = 6;
705+
let VLOperand = 5;
706706
}
707707
// For Saturating binary operations.
708708
// The destination vector type is NOT the same as first source vector.

0 commit comments

Comments
 (0)