Skip to content

Commit bcc439b

Browse files
committed
minor fix
1 parent dc603a0 commit bcc439b

File tree

1 file changed

+2
-1
lines changed
  • src/ast/analyzing/langs/verilog/parsing/src

1 file changed

+2
-1
lines changed

src/ast/analyzing/langs/verilog/parsing/src/Makefile

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -84,7 +84,8 @@ USE_MENHIR = true
8484

8585
#MENHIR_TRACE = --trace
8686

87-
MENHIRFLAGS = $(MENHIR_TRACE) --table --external-tokens Tokens_ --infer --ocamlc "ocamlc $(INCLS)" #--error-recovery
87+
MENHIRFLAGS = $(MENHIR_TRACE) --table --external-tokens Tokens_ --infer --ocamlc "ocamlc $(INCLS)" \
88+
--strategy legacy #--error-recovery
8889

8990

9091
include $(SRC_DIR)/rules.mk

0 commit comments

Comments
 (0)